

NEHRU COLLEGE OF ENGINEERING AND RESEARCH CENTRE (NAAC Accredited)



(Approved by AICTE, Affiliated to APJ Abdul Kalam Technological University, Kerala)

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

COURSE MATERIALS



ECT 301:LINEAR INTEGRATED CIRCUITS

VISION OF THE INSTITUTION

To mould true citizens who are millennium leaders and catalysts of change through excellence in education.

MISSION OF THE INSTITUTION

NCERC is committed to transform itself into a center of excellence in Learning and Research in Engineering and Frontier Technology and to impart quality education to mould technically competent citizens with moral integrity, social commitment and ethical values.

We intend to facilitate our students to assimilate the latest technological know-how and to imbibe discipline, culture and spiritually, and to mould them in to technological giants, dedicated research scientists and intellectual leaders of the country who can spread the beams of light and happiness among the poor and the underprivileged.

ABOUT DEPARTMENT

♦ Established in: 2002

♦ Course offered: B.Tech in Electronics and Communication Engineering

M.Tech in VLSI

♦ Approved by AICTE New Delhi and Accredited by NAAC

◆ Affiliated to the University of Dr. A P J Abdul Kalam Technological University.

DEPARTMENT VISION

Providing Universal Communicative Electronics Engineers with corporate and social relevance towards sustainable developments through quality education.

DEPARTMENT MISSION

- 1) Imparting Quality education by providing excellent teaching, learning environment.
- 2) Transforming and adopting students in this knowledgeable era, where the electronic gadgets (things) are getting obsolete in short span.
- 3) To initiate multi-disciplinary activities to students at earliest and apply in their respective fields of interest later.
- 4) Promoting leading edge Research & Development through collaboration with academia & industry.

PROGRAMME EDUCATIONAL OBJECTIVES

PEOI. To prepare students to excel in postgraduate programmes or to succeed in industry / technical profession through global, rigorous education and prepare the students to practice and innovate recent fields in the specified program/ industry environment.

PEO2. To provide students with a solid foundation in mathematical, Scientific and engineering fundamentals required to solve engineering problems and to have strong practical knowledge required to design and test the system.

PEO3. To train students with good scientific and engineering breadth so as to comprehend, analyze, design, and create novel products and solutions for the real life problems.

PEO4. To provide student with an academic environment aware of excellence, effective communication skills, leadership, multidisciplinary approach, written ethical codes and the life-long learning needed for a successful professional career.

PROGRAM OUTCOMES (POS)

Engineering Graduates will be able to:

- 1. **Engineering knowledge**: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- 2. **Problem analysis**: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- 3. **Design/development of solutions**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- 4. **Conduct investigations of complex problems**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- 5. **Modern tool usage**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
- 6. **The engineer and society**: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- 7. **Environment and sustainability**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- 8. **Ethics**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- 9. **Individual and team work**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- 10. **Communication**: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- 11. **Project management and finance**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- 12. **Life-long learning**: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

PROGRAM SPECIFIC OUTCOMES (PSO)

PSO1: Ability to Formulate and Simulate Innovative Ideas to provide software solutions for Real-time Problems and to investigate for its future scope.

PSO2: Ability to learn and apply various methodologies for facilitating development of high quality System Software Tools and Efficient Web Design Models with a focus on performance

optimization.

PSO3: Ability to inculcate the Knowledge for developing Codes and integrating hardware/software products in the domains of Big Data Analytics, Web Applications and Mobile Apps to create innovative career path and for the socially relevant issues.

COURSE OUTCOMES ECT 301

SUBJECT CODE: EC 308							
	COURSE OUTCOMES						
C301.1	Learn about the basic concepts for the circuit configuration for the design of linear						
	integrated circuits and develops skill to solve engineering problems.						
C301.2	Develop skills to design simple circuits using OP-AMP.						
C301.3	Gain knowledge about oscillators and multivibrators.						
C301.4	Gain knowledge about PLL.						
C301.5	Learn about various techniques to develop A/D and D/A convertors.						

MAPPING OF COURSE OUTCOMES WITH PROGRAM OUTCOMES

CO'S	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
C301.1	2	1	3	2		3						
C301.2	1	2	2	1	2	2		2				
C301.3	3	2	2	1	2	1					2	1
C301.4	2	2	2	2								1
C301.5	3	3	3	2	2							1
C301	3	2	2	2	2	1	2	2			2	1

CO'S	PSO1	PSO2	PSO3
C301.1	2	2	
C301.2	2		
C301.3	3		
C301.4	3		2
C301.5	3	3	2
C301	3	2	1

SYLLABUS

ECT301	LINEAR INTEGRATED CIRCUITS	CATEGORY	L	T	P	CREDITS
EC1301	LINEAR INTEGRATED CIRCUITS	PCC	3	1	0	4

Preamble: This course aims to develop the skill to design circuits using operational amplifiers and other linear ICs for various applications.

Prerequisite: EC202 Analog Circuits

Course Outcomes: After the completion of the course the student will be able to

CO 1	Understand Op Amp fundamentals and differential amplifier configurations
CO 2	Design operational amplifier circuits for various applications
CO 3	Design Oscillators and active filters using opamps
CO4	Explain the working and applications of timer, VCO and PLL ICs
CO5	Outline the working of Voltage regulator IC's and Data converters

Mapping of course outcomes with program outcomes

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO	PO	PO
			11							10	11	12
CO 1	3	3	1	2								1
CO 2	3	3	2	2	2							1
CO 3	3	3	2	2	2				1			1
CO 4	3	3	1	2	2		- 10		6			1
CO 5	3	3	2	2	2					1.74		1

Assessment Pattern

Bloom's Catego	ry	Continuous As Tests	ssessment	End Semester Examination
		1	2	
Remember	K1	10	10	10
Understand	K2	30	30	60
Apply	K3	10	10	30
Analyse	K4			
Evaluate				
Create				

Mark distribution

Total Marks	CIE	ESE	ESE Duration
150	50	100	3 hours

SYLLABUS

Module 1:

Operational amplifiers (Op Amps): The 741 Op Amp, Block diagram, Ideal op-amp parameters, typical parameter values for 741, Equivalent circuit, Open loop configurations, Voltage transfer curve, Frequency response curve.

Differential Amplifiers: Differential amplifier configurations using BJT, DC Analysis- transfer characteristics; AC analysis- differential and common mode gains, CMRR, input and output resistance, Voltage gain. Constant current bias, constant current source; Concept of current mirror-the two transistor current mirror, Wilson and Widlar current mirrors.

Module 2:

Op-amp with negative feedback: General concept of Voltage Series, Voltage Shunt, current series and current shunt negative feedback, Op Amp circuits with voltage series and voltage shunt feedback, Virtual ground Concept; analysis of practical inverting and non-inverting amplifiers for closed loop gain, Input Resistance and Output Resistance.

Op-amp applications: Summer, Voltage Follower-loading effects, Differential and Instrumentation Amplifiers, Voltage to current and Current to voltage converters, Integrator, Differentiator, Precision rectifiers, Comparators, Schmitt Triggers, Log and antilogamplifiers.

Module 3:

Op-amp Oscillators and Multivibrators: Phase Shift and Wien-bridge Oscillators, Triangular and Sawtooth waveform generators, Astable and monostable multivibrators.

Active filters: Comparison with passive filters, First and second order low pass, High pass, Band pass and band reject active filters, state variable filters.

Module 4:

Timer and VCO: Timer IC 555- Functional diagram, Astable and monostable operations; Basic concepts of Voltage Controlled Oscillator and application of VCO IC LM566,

Phase Locked Loop - Operation, Closed loop analysis, Lock and capture range, Basic building

blocks, PLL IC 565, Applications of PLL.

Module 5:

Voltage Regulators: Fixed and Adjustable voltage regulators, IC 723 – Low voltage and high voltage configurations, Current boosting, Current limiting, Short circuit and Fold-back protection. Data Converters: Digital to Analog converters, Specifications, Weighted resistor type and R-2R Ladder type.

Analog to Digital Converters: Specifications, Flash type and Successive approximation type.

Text Books

Roy D. C. and S. B. Jain, Linear Integrated Circuits, New Age International, 3/e, 2010

Reference Books

- DFranco S., Design with Operational Amplifiers and Analog Integrated Circuits, 3/e, Tata McGraw Hill, 2008
- Gayakwad R. A., Op-Amps and Linear Integrated Circuits, Prentice Hall, 4/e, 2010
- Salivahanan S. and V. S. K. Bhaaskaran, Linear Integrated Circuits, Tata McGraw Hill, 2008.
- Botkar K. R., Integrated Circuits, 10/e, Khanna Publishers, 2010
- C.G. Clayton, Operational Amplifiers, Butterworth & Company Publ. Ltd. Elsevier, 1971
- David A. Bell, Operational Amplifiers & Linear ICs, Oxford University Press, 2nd edition, 2010
- R.F. Coughlin & Fredrick Driscoll, Operational Amplifiers & Linear Integrated Circuits.6th Edition, PHI.2001
- Sedra A. S. and K. C. Smith, Microelectronic Circuits, 6/e, Oxford University Press, 2013.

QUESTION BANK

MODULE I

Q:NO:	QUESTIONS	CO	KL	PAGE NO:
1	Compare CMRR and Slew rate of an op-amp.	CO1	K4	4
2	Sketch the neat diagram and explain the closed loop differential amplifier.	CO1	К3	5
3	Generate the expressions for gain, input impedance, output impedance and frequency response of a voltage series feedback circuit.	CO1	K5	6
4	Sketch the block diagram of an op-amp and explain its necessity and implementation of each block.	CO1	К3	7
5	Compare PSRR and Slew rate of an op-amp.	CO1	K4	8
6	Sketch the neat diagram and explain the closed loop inverting amplifier.	CO1	К3	9
7	Generate the expressions for gain, input impedance, output impedance and frequency response of a voltage shunt feedback circuit.	C01	K5	9
8	Sketch the block diagram of an op-amp and explain its necessity and implementation of each block.	CO1	К3	9
9	Define the following: a. CMRR b. Slew rate	CO1	K1	10
10	Sketch the neat diagram and explain the closed loop inverting amplifier.	CO1	КЗ	10
	MODULE II			
1	Explain voltage to current converter with a neat	CO2	K5	11
	diagram.			
2	Sketch the suitable diagram and equation; explain how the average of signals can be achieved by using an op-amp.	CO2	КЗ	12
3	Explain the working of a practical differentiator	CO2	K5	13

	circuit with the circuit diagram.			
4	Design a Schmitt trigger circuit for different UTP	CO2	K5	15
	and LTP magnitudes.			
5	Explain current to voltage converter with a neat	CO2	K5	16
	diagram.			
6	Sketch the suitable diagram and equation; explain	CO2	К3	18
	how the summing of signals can be achieved by using			
	an op-amp.			
7	Explain the working of a practical integrator circuit with the circuit diagram.	CO2	K5	20
8	Design a zero crossing detector and explain its	CO2	K5	21
	working.			
9	Design a circuit to obtain an output of – (V ₁ +2V ₂ +5V ₃)	CO2	K5	22
10	Sketch the suitable diagram and equation; explain	CO2	К3	23
	how the summing of signals can be achieved by using			
	an op-amp.			
	MODULE III			
1	Sketch the neat diagram and derive the frequency	CO3	К3	25
	of oscillation for RC phase shift oscillator.			
2	Sketch the neat diagram and derive the frequency	CO3	172	
	of oscillation for wien-bridge oscillator.	dob	К3	26
3	of oscillation for wien-bridge oscillator. Design a second order Butterworth low-pass filter	CO3	K5	26 28
3	of oscillation for wien-bridge oscillator. Design a second order Butterworth low-pass filter with a upper cutoff frequency 1KHz. Explain the working of a triangular wave form generator with a neat circuit diagram; Also derive an			
	of oscillation for wien-bridge oscillator. Design a second order Butterworth low-pass filter with a upper cutoff frequency 1KHz. Explain the working of a triangular wave form generator with a neat circuit diagram; Also derive an expression for frequency of oscillation. Design a second order Butterworth low-pass filter	CO3	K5	28
4	of oscillation for wien-bridge oscillator. Design a second order Butterworth low-pass filter with a upper cutoff frequency 1KHz. Explain the working of a triangular wave form generator with a neat circuit diagram; Also derive an expression for frequency of oscillation.	CO3	K5 K5	28

	MODULE IV			
1	Discuss in detail any two applications of PLL.	CO4	K4	35
2	Sketch the block diagram of IC 566 VCO and explain its operation.	CO4	К3	36
3	Explain how a monostable multivibrator can be implemented with 555 IC with relevant waveforms and functional diagram. Derive a expression for pulse width.	CO4	K5	37
4	Illustrate the principle of operation of PLL with its capture range and lock range.	CO4	К2	38
5	Discuss in detail any two applications of 555.	CO4	K2	39
6	Sketch the block diagram of IC 565 PLL and explain its operation.	CO4	К3	39
7	Explain how a astable multivibrator can be implemented with 555 IC with relevant waveforms and functional diagram. Derive a expression for pulse width.	CO4	К3	40
8	Illustrate the principle of operation of VCO with its capture range and lock range.	CO4	K5	41
	MODULE V			
1	Discuss the specifications of ADC and DAC.	CO5	K2	42
2	Explain the principle of operation of successive approximation type ADC.	CO5	K5	43
3	Sketch the neat diagram and explain the working of a weighted resistor ADC. Discuss how digital signal is converted into analog signal in a weighted resistor DAC.	CO5	К3	44
4	Compare ADC and DAC.	CO5	K4	45
5	Explain the principle of operation of flash type ADC.	CO5	K5	46
6	Sketch the neat diagram and explain the working of a R-2R resistor DAC. Discuss how digital signal is converted into analog signal in a weighted	CO5	К3	47

res	istor DAC.			
	APPENDIX 1			
	CONTENT BEYOND THE SYLLA	BUS		
S:NO;	TOPIC		I	PAGE NO:

.

ADC AND DAC

.

50

ECT301	LINEAR INTEGRATED CIRCUITS	CATEGORY	L	T	P	CREDITS
		PCC	3	1	0	4

Module 1:

Operational amplifiers(Op Amps): The 741 Op Amp, Block diagram, Ideal op-amp parameters, typical parameter values for 741, Equivalent circuit, Open loop configurations, Voltage transfer curve, Frequency response curve.

Differential Amplifiers: Differential amplifier configurations using BJT, DC Analysis- transfer characteristics; AC analysis- differential and common mode gains, CMRR, input and output resistance, Voltage gain. Constant current bias, constant current source; Concept of current mirror-the two transistor current mirror, Wilson and Widlar current mirrors.


An operational amplifier is a high gain amplifier usually consisting of one or more differential amplifiers and usually followed by a level translator and an output stage.

The output stage is generally a push-pull or push-pull complementary stage.

Op-amp is used to amplify ac and dc signals.

It can perform mathematical operations such as addition, subtraction, multiplication, integration etc. With addition of some feedback components, op-amp can be operated for ac and dc amplification, active

filters, oscillators, comparators, regulators etc.



Input stage:

The input stage is a dual-input, balanced output differential amplifier. The two input are inverting and non-inverting input terminals. This stage provides most of the voltage gain of the OP-AMP and decides the input resistance value Ri.

Intermediate stage:


This is usually another differential amplifier. It is driven by the output of the input stage. This stage is a dual-input unbalanced output (single ended output) differential amplifier.

Level shifting stage:

Due to the direct coupling between the first two stages, the input of level of shifting stage is an amplified signal with some non-zero dc level. Level shifting stage is used to bring this dc level to zero volts with respect to ground.


Output Stage:


This stage is normally a complementary output stage. It increases the magnitude of the voltage and raises the current supplying capability of OP-AMP.it also provides a low output resistance.



741 Op-amp

IC 741 Op Amp can provide high voltage gain and can be operated over a wide range of voltages; used in integrators, summing amplifiers and general feedback applications.





IDEAL OP-AMP CHARACTERISTICS

- Infinite Voltage gain
- Infinite input impedance
- Zero output impedance
- Zero output voltage when input is zero
- Infinite Bandwidth
- Infinite CMRR
- Infinite slew rate

Typical Parameter values for 741 Op-amp

1. Input Offset voltage

It is the voltage that must be applied between two input terminals of an opamp to null the output.

For 741C op-amp the maximum value of input offset voltage is 6mV dc.


18c)

2. Input offset current The algebraic difference between the currents into the inverting and I 10 = | IB2 | non-inverting terminals is called input offset current

3. Input bias current

It is the average of the currents that flow into the inverting and noninverting input terminals of the op-amp

The maximum value for 741C is 500nA



4. Differential input resistance

It is the equivalent resistance that can be measured at either inverting or non-inverting input with other terminal connected to ground.

For 741C the input resistance is relatively high $2M\Omega$

The input offset current for 741C is 200nA maximum

5. Input capacitance

It is the equivalent capacitance that can be measured at either inverting or non-inverting input with other terminal connected to ground.

For 741C the input capacitance is 1.4pF

6. Common Mode Rejection Ratio

It is the ratio of the differential voltage gain to the common mode gain.

$$CMRR = \frac{A_d}{A_{cm}}$$
For 741C CMRR is typically 90dB

7. Supply voltage Rejection Ratio

The change in an op-amps input offset voltage caused by variations in supply voltages is called SVRR.

For 741C, SVRR is 6.31μ V/V

8. Large signal voltage gain

For 741C it is typically 200000

9. Output voltage swing

New Section 1 Page 6

10. Output resistance

It is the equivalent resistance measured between the output and ground.

Typical value for 741C is 75Ω

11. Slew rate

It is defined as the maximum rate of change of output voltage per unit of time and is expressed in volts per microseconds.

One of the drawback of 741C is its low slew rate typically $0.5 V/\mu S$

12. Supply current

It is the current drawn by the op-amp from the power supply.


For 741C the supply current is 2.8mA

13. Power consumption

It is the amount of quiescent power that must be consumed by the op-amp in order to operate properly.

The amount of power consumed by 741C is 85mW.

Equivalent Circuit of an Op-amp




AVid is equivalent Therenin's voltage Ro is the Thevenin's equivalent resistance

Vi = A Vid

A > Large signal voltage,
gain.

olp amplifies the difference between the input signals.

Voltage transfer curve



Output voltage is plotted against input difference voltage keeping gain A constant.


Output voltage cannot exceed the positive and negative saturation voltages.

These saturation voltages are specified by an output voltage swing rating of the op-amp for given values of supply voltages.

Output voltage is directly proportional to the input difference voltage only until it reaches the saturation voltages and thereafter output voltage remains constant.

This is known as ideal voltage transfer curve because output offset voltage is assumed to be zero.

Frequency response curve



Ideally an op-amp has infinite bandwidth.

This means that if its open-loop gain is 90dB with dc signal its gain should remain same 90dB through audio and high radio frequencies.

Practical op-amp gain decreases(roll-off) at higher frequencies.

There must be a capacitive component in the equivalent circuit of the op-amp.

This capacitance is due to the physical characteristics of the device used and the internal construction of the op-amp.

For a op-amp with only one break or corner frequency , all capacitor effects can be represented by a single capacitor C.

Here there is only one pole due to R₀C and a rolloff of -20dB/decade comes into effect.

$$N_{0} = A_{0L}V_{d} \left(\frac{-j x_{c}}{R_{0} - j x_{c}}\right)$$

$$A = \frac{V_{0}}{V_{d}} = A_{0L} \left(\frac{-j \frac{1}{4\pi f_{c}}}{R_{0} - \frac{j}{2\pi f_{c}}}\right)$$

$$= A_{0L} \left(\frac{\frac{1}{3\pi f_{c}}}{R_{0} + \frac{1}{3\pi f_{c}}}\right)$$


$$= A_{0L} \left(\frac{1}{L + j 2\pi f_{c}}\right)$$

$$= A_{0L} \left(\frac{1}{$$

Phase & = -tan'(+/f,)

A) 20 105 A0L ... 13dB

Magnitude Characteristics



phase characteristics

magnitude chara

- 1) For frequencies feef, the magnitude of gain is 20 log Aoz.
- 2) At fef, the gain is 380 down from de value of Aor in dB.
 This frequency is corner frequency.
- 3) for f>>f, the gain volloff at -20dB/decade or -6dB/octave.

Phase chara

- 1) The phase angle is zero at frequency o.
 - 2) At f=fi, phase angle is ~45° (regging)
- 3) At infinite frequency, phase angle is -90°.


A practical openp has number of stages and each stage produces a capacitive component. Thus due to a number of Rc pole pairs, their will be a number of different break frequencies.

Toansfer function of openp with three corner frequencies

$$A = \frac{\left(1+i\frac{t'}{t}\right)\left(1+i\frac{t'}{t}\right)\left(1+i\frac{t'}{t}\right)}{\left(1+i\frac{t'}{t}\right)\left(1+i\frac{t'}{t}\right)}$$

0<t'<t'><t'<t'

RY 20 Mg A.L -2028 de code



Open loop configuration

In the case of amplifiers, the term open loop indicates that no connection exists between input and output.


Output signal is not fed back in any form as part of the input signal.

When connected in open-loop configuration, the op-amp simply functions as a high gain amplifier.

There are three open-loop op-amp configurations:

- 1. Differential amplifier
- 2. Inverting amplifier
- 3. Non Inverting amplifier

Differential amplifier



Since op-amp amplifies the difference between the input signals, this configuration is called differential amplifier.

This amplifier can amplify both ac and dc input signals.

The source resistances R_{in1} and R_{in2} are normally negligible compared to the input resistance R_i .

Therefore the voltage drop across these resistors can be assumed to be zero, which implies that $v_1 = V_{in1}$ and $v_2 = V_{in2}$

In open loop configuration the gain A is commonly referred to as open-loop gain. The polarity of the output depends on the polarity of the input difference voltage.

Inverting amplifier

$$V_{1} = AV_{in}$$

$$V_{2} = AV_{in}$$

$$V_{3} = A(v_{1} - v_{2})$$

$$V_{6} = A(v_{1} - v_{2})$$

$$V_{7} = A(v_{1} - v_{2})$$

$$V_{8} = -Av_{19}$$

In the inverting amplifier only one input is applied and that is to the inverting terminal. The non-inverting terminal is grounded.

Since
$$V_1 = 0V$$


$$V_2 = V_{in}$$

$$V_0 = A \left(V_1 - V_2\right) = A \left(o - V_{in}\right)$$

$$V_0 = -AV_{in}$$

The negative sign indicates that the output voltage is out of phase with respect to input by 180^o

Non Inverting amplifier



In the non-inverting amplifier only one input is applied and that is to the non-inverting terminal. The inverting terminal is grounded.

$$V_{1} = V_{1}n$$

$$V_{2} = 0$$

$$V_{3} = A \left(V_{1} - V_{2}\right) = A \left(V_{1}n^{-0}\right)$$

$$V_{4} = A V_{1}n$$

output voltage is in phase with respect to input

When operated in open loop the output voltage is either positive or negative or switches between positive and negative saturation levels. So open-loop configurations are not used in linear amplifications.

Differential amplifier

The differential amplifier is used to provide high gain to the difference mode signal and cancel the common mode signal.

Thus it is possible to suppress any signal common to both of the input terminals.

The relative sensitivity of an op-amp to a difference signal as compared to common mode signal is called common mode rejection ratio (CMRR) and gives the figure of merit of differential amplifier.


Higher the CMRR, better the op-amp.

Another requirement for op-amp is high input impedance.

CMAR = AL

A cascade differential amplifier can provide high gain down to zero frequency as it has no coupling capacitor. However such an amplifier suffer from the problem of drift of operating point due to temperature dependency of I_{CO} , V_{BE} and h_{fe} of the transistor.


This problem can be eliminated by using balanced or differential amplifier.



This circuit has low drift due to symmetrical construction and it can provide high input resistance. B_2 is the inverting input and B_1 is the non-inverting input.

It can be used in four different configurations depending upon the number of input signals used and the way output is taken.

- 1. Differential input differential output or dual input balanced output
- 2. Differential input single ended output
- 3. Single input differential of the work
- 4. Single input single ended output



Ose 1

When Vi=V2 = Vom common mode voltage.

Here both transistors a, and az are forward biased and matched due to symmetry of the circuit.

The current I_q divides equally through transistors Q, and Q_2 . ie, $I_{E_1} = I_{E_2} = I_{Q/2}$

The collector current ic, and icz through the resistors

Rc is $x_{\rm F} = x_{\rm F} = x_{\rm F}$

The voltage at collectors V_{01} and V_{02} is $V_{cc} - \alpha_F \frac{I_q}{2} R_c$ and therefore $V_{01} - V_{02}$ Will be zero.


Thus even if the value of Vcm is changed, the voltage across collectors will not change.

Thus the differential paix does not respond to (or rejects) the common mode input signals.

case2

when V2=0 and V1=1V

q, will be on q_z will be off the entire Iq will flow through q_1



1-VE = 0.7

Since 9, is on, the voltage at emitter will be 0.3V This will make 92 reversed biased or 92 is off. ... Vol = Vcc - & to Rc -

If $V_1 = -IV$ and $V_2 = oV$ P_1 will be off and the entire current Iq will flow through P_2 .

The voltage at E will be - 0.7V which make 9, OFF and 9, on.


Vo, = Vcc Voz = Vcc - 2 tq Rc

Thus the differential amplifies responds only to the difference mode signals and rejects Common mode signals.

DC Analysis of Differential Amplifier

The dc analysis means to obtain the operating point values i.e. I_{CQ} and V_{CEQ} for the transistors used.

To obtain the operating point (I_{CQ} and V_{CEQ}) for differential amplifier dc equivalent circuit is drawn by reducing the input voltages v_1 and v_2 to zero.




The internal resistances of the input signals are denoted by R_S because $R_{S1} = R_{S2}$. Since both emitter biased sections of the different amplifier are symmetrical in all respects, therefore, the operating point for only one section need to be determined.

The same values of I_{CQ} and V_{CEQ} can be used for second transistor Q2.

Neglecting the Voltage drop ecross Rs, the voltage across emitted $V_E = -V_{BE}$ $V_{CE} = V_{CC} - I_{CR}_{C} + V_{BE}$ $V_{CE} = I_{CQ}$ $V_{CE} = V_{CEQ}$ $V_{CE} = V_{CEQ}$

Transfer characteristics of differential amplifier



Assumptions

- i) Rs = 0
- 2) Constant Current source olp resistance is infinity.

$$\dot{L} = I_s e^{\Omega V/R_T}$$
 $V_T = \frac{R_T}{Z}$

The collector currents ic, and icz of the two matched transistors in forward active mode given by

$$ic_1 = I_s e^{VEB_1/V_T} \rightarrow 0$$

$$ic_2 = I_s e^{VEB_2/V_T} \rightarrow 2$$

where Is is reverse leakage current.

$$\frac{\dot{L}_{C_{1}}}{\dot{L}_{C_{2}}} = \frac{e^{V_{EB_{1}}/V_{T}}}{e^{V_{EB_{2}}/V_{T}}}$$

$$\frac{\dot{L}_{C_{1}}}{\dot{L}_{C_{2}}} = e^{\left(V_{EB_{1}} - V_{EB_{2}}\right)/V_{T}} \longrightarrow 3$$



RVL

From fig to
$$\sum_{i=1}^{n} \frac{1}{i} = \sum_{i=1}^{n} \frac{1}{i} = \sum_{i=1}^$$

$$= \frac{\hat{\lambda}c_1}{\omega_{\uparrow}} \left(1 + \frac{\hat{\lambda}c_2}{\hat{\lambda}c_1} \right) \longrightarrow 5$$

$$\frac{\dot{x}c_{1}}{\dot{x}c_{2}} = e^{V_{0}/V_{T}}$$

$$\frac{\dot{x}c_{2}}{\dot{x}c_{1}} = \frac{1}{e^{V_{0}/V_{T}}} = e^{-V_{0}/V_{T}}$$

$$\frac{\dot{x}c_{2}}{\dot{x}c_{2}} = \frac{1}{e^{V_{0}/V_{T}}} = e^{-V_{0}/V_{T}}$$

$$\frac{\dot{x}c_{2}}{\dot{x}c_{1}} = \frac{1}{e^{V_{0}/V_{T}}}$$

$$\frac{\dot{x}c_{2}}{\dot{x}c_{1}} = \frac{1}{e^{V_{0}/V_{T}}}$$


$$\frac{\dot{x}c_{2}}{\dot{x}c_{1}} = \frac{1}{e^{V_{0}/V_{T}}}$$


$$\frac{\dot{x}c_{2}}{\dot{x}c_{2}} = \frac{1}{e^{V_{0}/V_{T}}}$$

$$\frac{\dot{x}c_{2}}{\dot{x}c_{1}} = \frac{1}{e^{V_{0}/V_{T}}}$$

$$\frac{\dot{x}c_{2}}{\dot{x}c_{1}} = \frac{1}{e^{V_{0}/V_{T}}}$$

$$\frac{\dot{x}c_{2}}{\dot{x}c_{2}} = \frac{1}{e^{V_{0}/V_{T}}}$$





a) for
$$V_0 > +V_T$$
 is $t = \infty I_Q$ and is $t = 0$

$$V_0 = V_0 = \infty I_Q R_0$$

$$V_0 = V_0 = V_0$$


By proper value of Rc Vol can be made very small

b) For $y < -4v_{T}$ ic, = 0 and icz = κI_{q} $v_{o_{1}} = v_{cc}$ $v_{o_{2}}$ is negligible

Thus for $4V_T < V_d < -4V_T$ the differential amplified can be made to operate as a switch.

- c) The differential amplifier can be made to operate as a limiter for $y > \pm 4v_T$
- d) The differential amplifier can function as AGIC by Varying Iq.
 - Between $-2V_T \leq V_d \leq 2V_T$, the differential emplifier can operate as a linear amplifier.

AC analysis of Differential amplifier using hybrid π model



Fox $V_1 = V_2$ the current Iq divides equally into the transistors because of the symmetry of the circuit.

If V, is now increased by Vd/2 and V2 is decreased by Vd/2.

the differential Amplifier is being fed by differential Small Signal Vg.

The common mode signal is zero.


The collector current is, will increase by is and is will decrease by is.

The sum of total currents through q_1 and q_2 remains constant as constrained by constant current \pm_q .

As there is no change of current through RE, Voltage VE remains constant.

. For small signal analysis, E can be considered to be at ground potential

Since both sides performance of a differential amplifier are identical, consider differential half circuit.



$$V_{01} = \left(-\frac{9}{m}V_{X}\right)R_{C}$$

$$= -\frac{9}{m}\left(\frac{V_{d}}{2}\right)R_{C}$$

$$\frac{V_{01}}{V_{d}} = -\frac{1}{2}\frac{9}{m}R_{C}$$

$$\frac{V_{02}}{V_{d}} = \frac{1}{2}\frac{9}{m}R_{C}$$

If ofp is taken differentially the differential gain

ADM =
$$\frac{V_{01}-V_{02}}{V_{d}} = -\frac{1}{2} \ln R_{c} - \frac{1}{2} \ln R_{c}$$
 V_{d}
 $A_{DM} = -\frac{1}{2} \ln R_{c} - \frac{1}{2} \ln R_{c}$

Differential input

Differential output)

If
$$o/p$$
 is single ended

ADM = $\frac{V_{01}}{V_{d}} = -\frac{1}{2} \frac{9mR_{c}}{V_{d}}$

and $\frac{V_{02}}{V_{d}} = \frac{1}{2} \frac{9mR_{c}}{V_{d}}$

If ofp resistance 8, 15 considered.

Common mode Glain Acm


when both V_1 and V_2 are increased by a voltage V_c , the differential signal V_d is zero and common mode Signal is V_c .

Both collector current increases by ic

The current through RE increases by Ric.

Voltage at emitter is increased by dicRE and no longer constant.

Draw the Common mode half circuit with RE replaced by 2RE



$$V_{c} = I_{B} (Y_{X} + QR_{E}(1+P))$$

$$A_{cm} = \frac{V_{01}}{V_{c}} = \frac{\left(-9_{m}V_{X}\right)R_{c}}{I_{B} (Y_{X} + QR_{E}(1+P))}$$

$$= -\frac{1}{C} R_{c}$$

$$I_{B} (Y_{X} + QR_{E}(1+P))$$

$$= -\frac{PR_{c}}{I_{B} (Y_{X} + QR_{E}(1+P))}$$

$$= -\frac{PR_{c}}{Y_{X} + QR_{E}(1+P)}$$

Since 8x is Small

$$F_{x} + 2R_{E}(1+13)$$

$$F_{0x} P > 1$$

$$A_{cm} = \frac{-PR_{c}}{8x + 2R_{E}}P$$

$$But P = 9_{m}8_{x}$$

$$A_{cm} = \frac{-R_{c}}{2R_{E}}$$

$$= -\frac{R_{c}}{2R_{E}}$$

$$A_{cm} = \frac{-R_{c}}{2R_{E}}$$

$$= -\frac{R_{c}}{2R_{E}}$$

$$A_{cm} = \frac{-R_{c}}{2R_{E}}$$

$$A_{cm} = -\frac{9mR_c}{1+29mR_E}$$


$$1+29mR_E$$

$$1+29mR_E$$

CWBB


$$\begin{array}{c}
CMRR = \left| \frac{Apm}{Acm} \right| \\
= \frac{9mRc}{9mRc} \\
= 1+29mR_E
\\
CMRR \approx 29mR_E
\end{array}$$

Input and output resistance



$$V_{L} = I_{S} (R_{S} + Y_{K})$$

$$R_{L} = \frac{V_{L}}{I_{B}} = 2 (R_{S} + Y_{K})$$



Constant current bias


For CMRR to be large, Ac should be as small as possible. $A_{c} \rightarrow 0$ as $R_{E} \rightarrow \infty$

CMRR: $\frac{A_{d}}{A}$

If Re is made large, the emitter supply will also have to be increased in order to maintain the proper quiescent current. If the operating currents of the transistors are allowed to decrease, then he will decrease.

This too will decrease the CMAR.

The use of constant current bias in place of RE is a practical solution to this problem.



 $R_{\rm E}$ is replaced by a constant current transistor circuit in which $R_{\rm I}$, $R_{\rm 2}$ and $R_{\rm 3}$ can be adjusted to give the same quiescent conditions for the transistors $q_{\rm i}$ and $q_{\rm 2}$ as in the original circuit. The modified Circuit presents a very high effective emitter resistance $R_{\rm E}$ even for very small values of $R_{\rm 2}$.

We have I3 = VE3 - (VEE)

From Rg,
$$I_{3} \approx I_{Q}$$

From Rg, $I_{3} \approx I_{Q}$

The exercise I_{1} and I_{2}
 $I_{3} \approx I_{Q}$

The exercise I_{1} and I_{2}
 $I_{3} \approx I_{Q}$


The exercise I_{2} and I_{2}
 $I_{3} \approx I_{Q}$

The exercise I_{2} and I_{2}
 $I_{3} \approx I_{Q}$

The exercise I_{2} and I_{2}
 $I_{3} \approx I_{2}$

The exercise I_{4} and I_{2}
 $I_{4} \approx I_{4}$
 $I_{4} \approx I_{4}$
 $I_{5} \approx I_{4}$
 $I_{6} \approx I_{4}$
 $I_{7} \approx I_{4}$
 $I_{$

Constant Current source(Current mirror)



A constant current source make use of the fact that for a transistor in the active mode of operation, the collector current is independent of the collector voltage.

9, and 92 are matched transistors.

9, is connected as diode by shorting collector to its base.

since 9, and 92 are matched, the emitter current of 92 will be equal to emitter current of q, which is approximately equal to Iref.

As long as az is maintained in active mode of operation, Icz = Io = Iref.

Since output current Io is a reflection or mirror of the reference current Ireft, the circuit is reflered to as Current mirror.

ĺ

Since VBEL = VBEZ

$$\frac{T_{ez}}{T_{e_1}} = e^{b} : 1$$

$$\therefore T_{e_2} = T_{e_1} = T_{e_2} = T_{e_3}$$
Since both transistors are identical


$$\frac{F_1 = F_2 = F_3}{F_1 = F_3} = F_3$$
Apply kel at the collector node of Q_1

$$T_{ref} = T_{e_1} + T_{e_2}$$

$$= T_{e_1} + T_{e_1} + T_{e_2}$$

Widlar Current mirror

The basic current mirror has a limitation. Whenever We need a low value current source the value of resistence R, is sufficiently high and cannot be fabricated economically.



This widled current mirror is suitable for low value current source.

R- is included in

The only difference in this circuit is RE is included in emitter of Qz.

$$V_{BE_2} < V_{BE_1}$$

$$I_{b} is smaller than I_{c_1}$$

Take natural log

Apply KUL to emitter base loop

$$V_{BE_{1}} - V_{BE_{2}} = (I_{B2} + I_{C2})R_{E}$$

$$= (I_{C2} + I_{C2})R_{E}$$

$$= (I_{C2} + I)I_{C2}R_{E}$$

$$= (I_{C2} + I)I_{C2}R_{E}$$

$$= (I_{C2} + I)I_{C2}R_{E}$$

$$R_{E} = \frac{V_{T}}{(1+\frac{1}{F})^{I_{C_{2}}}} \ln \left(\frac{t_{C_{1}}}{I_{C_{2}}}\right)$$

At node a,

Apply KCL


$$I_{SE} = I_{C_1} + I_{B_1} + I_{B_2}$$

$$= I_{C_1} + I_{C_1} + I_{C_2}$$

$$= I_{C_1} \left(1 + I_{C_1} \right) + I_{C_2}$$

$$= I_{C_1} \left(1 + I_{C_1} \right) + I_{C_2}$$

In willer current Source



This current source provides an output current to which is very nearly equal to tret and also exhibits a very high output resistance.

We have
$$V_{BE_1} = V_{BE_2}$$

$$I_{q} = I_{c_2} \quad \text{and} \quad I_{g_1} = I_{g_2} = I_{g_3}$$

At node by apply KCL

Also
$$T_{E_3} = T_{c_3} + T_{B_3}$$

$$= T_{c_3} + \frac{1}{\beta} = T_{c_3} \left(1 + \frac{1}{\beta} \right)$$

The difference Io - Iref is extremely small error for modest values of B.


The ofp resistance of wilson current mirror is greater ($\equiv \beta \frac{\kappa_0}{2}$)
than Simple Current mirror or widlar current mirror

Module 2:

Op-amp with negative feedback: General concept of Voltage Series, Voltage Shunt, current series and current shunt negative feedback, Op Amp circuits with voltage series and voltage shunt feedback, Virtual ground Concept; analysis of practical inverting and non-inverting amplifiers for closed loop gain, Input Resistance and Output Resistance.

Op-amp applications: Summer, Voltage Follower-loading effects, Differential and Instrumentation Amplifiers, Voltage to current and Current to voltage converters, Integrator, Differentiator, Precision rectifiers, Comparators, Schmitt Triggers, Log and antilogamplifiers.

Closed loop gain of practical non inverting op-amp



Concept of feedback in op-amp

Because the open-loop gain of the op-amp is very high, only the smaller signals having very low frequency may be amplified accurately without distortion.

Open-loop gain is not a constant, the voltage gain varies with with changes in temperature and power supply and other production techniques.

The bandwidth of most open-loop op-amps is negligible small.

Open loop op-amp is not used in linear applications.

By the use of Feedback, an output signal is fed back to the input either directly or via another network. If signal fed back is of opposite polarity or out of phase by 180 degree w.r.t the input signal, the feedback is known as negative feedback or degenerative feedback. It degenerates the output voltage amplitude and in turn reduces the voltage gain.

If the signal fed back is of same phase or in same polarity with the input signal, the feedback is called positive feedback or regenerative feedback. Positive feedback is used in Oscillators.

When used in amplifiers, negative feedback stabilizes gain, increases the bandwidth and changes the input and output resistances. But voltage gain will be reduced.

It decreases harmonic distortion and reduction in the effect of input offest voltage at the output, reduces the effect of variations in temperature and power supply voltage on the output of the op-amp.

Classification

An op-amp that uses feedback is called a feedback amplifier.


A feedback amplifier is sometimes referred to as a closed loop amplifier.

A feedback amplifier consists of two parts- an op-amp circuit and a feedback circuit.

There are four ways of connecting these two blocks.


These connections are classified according to whether the voltage or current is fed back to the input in series or in parallel

- 1. Voltage-series feedback
- 2. Voltage-shunt feedback
- 3. Current-series feedback
- 4. Current-shunt feedback



In Voltage series and Voltage shunk feedback, the Voltage across R is the input Voltage to the Feedback circuit. The feedback suantity (either voltage or current) is the output of the feedback circuit is proportional to the output voltage

In current series and current shunt feedback, the current in flows into the feedback circuit. The output of the feedback circuit (either Voltage or current) is proportional to load current in.



Vo L Ry

fig: Non-Inverting amplifier with voltage series feedback.

The op-amp circuit includes op-amp with large signal Voltage gain

A, feedback circuit with two resistors R, and R.

Openloop Voltage gain (gain without feedback)

Vil Ville

Closed loop Voltage gain (Gain with feedback)

Grain of the feedback circuit B= VF Vo

Negative Feedbeck

This shows the feedback voltage always opposes the input voltage (or out of phase by 180°), feedback is always negative.

closed loop voltage Gain

Since A is Very large $AR_i >> R_i + R_f$

$$(3) \Rightarrow A_F = A \left(R_1 + R_F \right) = R_1 + R_F$$

$$= 1 + R_F \qquad (1del)$$

$$= R_1 \qquad (1del)$$

We also have

Feedback B =
$$\frac{V_f}{V_b}$$
 = $\frac{R_1}{R_1 + R_f}$ \longrightarrow (5)

From (3)
$$A_{f} = A (R_{i} + R_{f})$$


$$= A \frac{R_{i} + R_{f}}{R_{i} + R_{f}} = A$$

$$= A \frac{R_{i} + R_{f}}{R_{i} + R_{f}}$$

$$= R_{i} + R_{f}$$

$$=$$

Input resistance with feedback



Ri is the input resistance of the openp R_{kf} is the input resistance with feedback $R_{kf} = \frac{V_{in}}{I_{in}} = \frac{V_{in}}{V_{kd}|R_{ki}}$ $V_{kd} = V_{o}$ and $V_{o} = \frac{A}{I+AB}$ V_{in} $V_{in} = V_{o}$ $V_{in} = V_{o}$

We have
$$R_{i,j} = \frac{V_{i,j}}{V_{i,k}/R_{i,k}} = \frac{R_{i,k}V_{i,j}}{V_{i,k}}$$

$$= \frac{R_{i,k}V_{i,j}}{V_{0}/A} = \frac{AR_{i,k}V_{i,j}}{V_{0}}$$

$$= \frac{AR_{i,k}V_{i,j}}{AV_{i,j}}$$

$$= \frac{AR_{i,k}V_{i,j}}{AV_{i,j}}$$


$$= \frac{AR_{i,k}V_{i,j}}{AV_{i,j}}$$

$$= \frac{AR_{i,k}V_{i,j}}{AV_{i,j}}$$

$$= \frac{AR_{i,k}V_{i,j}}{AV_{i,j}}$$

$$= \frac{AR_{i,k}V_{i,j}}{AV_{i,j}}$$

output resistance with feedback



Output resistance is the resistance determined looking back into the feedback amplifier from the output terminel. It is obtained by using Therenin's theorem for dependent sources. To find output resistance with feedback, Rof, reduce the independent source vin to zero, apply an excurnal voltage vo, then calculate the resulting cyrrent io.

At node N, Apply KCZ

in that is

Since (R+R,) || Ri >> Ro and ia>> ib

i. lo≈ia >> O

Apply KUL at of ploop to Dotain to

A = 13 /º
B = 14

$$R_{0}$$

$$R_{0$$

1x7 = -BNº

E'+&t

= 0 - K'Nº

= 0 - N'

1x7 = N' - N⁵

Bandwidth with feedback

Bandwidth of an amplifier is defined as the range of frequencies fix which the gain remains constant.

Break frequency: - The frequency at which the gain A is 3dB down from its original value at oHz.

unity Gain Bandwidth: The frequency at which gain equals 1

Since for an openmp with a single break frequency to the gain bandwidth product is constant and is equal to unity gain bandwidth

For non-inverting amplifier
$$A_f \in \frac{A}{1+AB}$$

$$= f_0 (1+AB)$$

$$= A_{l+AB}$$

Total output offset voltage

Since with feedback, the gain of the non-investing amplified changes from A to A , the total output offset l+AB Voltage with feedback must also be I times the Voltage without feedback

Total offset = total output offset Voltage without Voltage with feedback feedback | + AB

Voot = ± Vsat 1+AB

VOLTAGE SHUNT FEEDBACK AMPLIFIER




fig i Voltage Shunt feedback
amplified (Investing amplified
with feedback)

The input Voltage drives the inverting terminal, and the amplified as well as inverted output signal is also fed back to the inverting input via feedback resistor Rf.

This forms a negative feedback because any increase in output signal results in a feedback signal into the inverting input, causing a decrease in the output signal.

Closed loop Voltage Gain

Apply KCL at node V2

Since Riis Very large Ig = 0

$$\frac{R^{1}}{R^{1}} = \frac{R^{2}}{R^{2}-\Lambda^{2}}$$

We have $V_1 - V_2 = \frac{V_0}{A}$ Since $V_{1=0}$ $V_2 = -\frac{V_0}{A}$

$$\frac{1}{R_{1}} = \frac{-V_{0}}{R_{E}}$$

Vo = A

VI VI 6 VI ...

$$V_{in}R_{f} + \frac{V_{o}R_{f}}{A}R_{f} = \frac{-V_{o}R_{i}}{A}R_{i} - V_{o}R_{i}$$

$$V_{o}\left(\frac{R_{f}}{A} + \frac{R_{i}}{A} + R_{i}\right) = -V_{in}R_{f}$$

$$V_{o}\left(R_{f} + R_{i} + AR_{i}\right) = -V_{in}AR_{f}$$

$$A_{f} = \frac{V_{o}}{V_{in}} = \frac{A}{R_{f}}R_{f} + AR_{i}$$

$$(exact)$$

The negative sign indicates the input and output are out of phase by 180°. Thus it is called inverting amplifier

since A is very large, AR, >> R +R,

$$A_{F} = \frac{-AR_{F}}{AR_{c}}$$

$$A_{F} = \frac{-R_{F}}{R_{c}}$$
(ideal)

We have
$$A_F = -\frac{AR_F}{R_1 + R_F} + AR_1$$


$$= -\frac{AR_F}{R_1 + R_F}$$

$$= \frac{R_1 + R_F}{R_1 + R_F} + \frac{AR_1}{R_1 + R_F}$$

$$= -\frac{AR_F}{R_1 + R_F}$$

Where
$$K = \frac{R_F}{R_1 + R_F}$$
 a voltage attenuation

A comparison of gain of inverting amplifier (egn 1) with gain of non inverting amplifier (Voltage series) is that the gain of inverting amplifier is k times that of non-inverting amplifier (KKI) in addition to the phase inversion (-sign).




$$A_{F} = \frac{-kA}{AB} = \frac{-k}{B}$$

$$= -\frac{R_{F}}{R_{i} + R_{F}}$$

$$\frac{R_{i}}{R_{i} + R_{F}}$$

$$P_{t} = -\frac{R_{t}}{R_{t}} \qquad (1deq) \quad (45e)$$

Input resistance with feedback



Inverting amplifier with millerized feedback resistor.

The easy method of finding the input resistance is to Millerize the feedback resistor R_F ie, Split R_F in its Miller components

Input resistance with feedback


$$R_{iF} = R_{i} + \frac{R_{F}}{1+A} || R_{i}$$
 exact

Since R_{i} and A are large

 $\frac{R_{F}}{1+A} || R_{i} \approx 0$
 \vdots $R_{iF} = R_{i}$ (Ideal)

Output resistance with feedback

The output resistance is the resistance measured at the output terminal of the feedback emplifier.



The output resistance is obtained by using Therenin's theorem.

The output resistance is same as that of noninverting amplifier

R

Bandwidth with feedback

The gain bandwidth product of a single break frequency op-amp is always constant.

The gain of the amplifier with feedback is always less than the gain without feedback.

Therefore, the bandwidth of the amplifier with feedback for must be larger than without feedback

where To = break frequency of the op-amp

= unity sain bandwidth

open-loop Voltage gain

$$= \underbrace{VGB(K)}_{A_{E}} \longrightarrow \underbrace{2}$$

To find closed loop bendwidth use egn of if fois given and use egn of if UGB is given.

For same closed loop gain, the closed loop bendwidth of inverting amplifier is lower than non-inverting by a fictor of k (k+1)

Total output offset voltage with feedback

The gain of the op-amp with feedback is less than without feedback.


Therefore, the output offset voltage with feedback Voot must always be smaller than that without feedback.

Total output offset = total olp voltage without feedback
Voltage with feedback

1+AB

Voot = ±Vsat (Same as inverting)

Virtual ground concept




Closed loop gain of ideal inverting op-amp

Since
$$V_B = 0$$

By virtual grand concept

 $V_A = 0$
 $V_A = 0$

Closed loop gain of ideal non-inverting op-amp



Here
$$V_B = V_{i}$$

13y Northal ground Concept


 $V_A = V_B = V_{i}$

KEL at note. A

$$\frac{1}{1} = \frac{1}{5} + \frac{1}{1}$$

$$\frac{1}{1} = \frac{1}{1} + \frac{1}{1}$$


Closed loop gain of practical inverting op-amp



Close
$$\delta$$

The second of the

Summing Amplifier



$$\frac{J_{a} + J_{b} + J_{c}}{R_{a}} = J_{F}$$

$$\frac{V_{a} - o + V_{b} - o}{R_{b}} + V_{c} - o}{R_{c}} = o - V_{o}$$

$$\frac{V_{a} - o + V_{c} - o}{R_{c}} = o - V_{o}$$

$$\frac{V_{q}}{R_{q}} + \frac{V_{b}}{R_{b}} + \frac{V_{c}}{R_{c}} = -\frac{V_{o}}{R_{f}}$$

$$V_{o} = -\left(\frac{R_{f}}{R_{q}} V_{q} + \frac{R_{f}}{R_{b}} V_{b} + \frac{R_{f}}{R_{c}} V_{c}\right)$$

$$\longrightarrow (1)$$


$$V_0 = -\frac{Rt}{R} \left(\Lambda^2 + \Lambda^2 + \Lambda^c \right)$$

Summing Amplifier

$$\frac{R}{Rt} = \frac{1}{U} \qquad U = 0 \text{ so } i \int_{0}^{\infty} b^{2} dt$$

$$= -\frac{1}{n} \left(V_a + V_b + V_c \right)$$

$$V_o = -\frac{1}{3} \left(V_a + V_b + V_c \right)$$



summing amplifier in non-Inverting mode

Vo = (I+RE) VI


 $\frac{1}{R+R} = \frac{R}{2}$

VI can be calculated using Superposition theorem.

V1 = Va R/2 + Vb R/2 + Vc R/2

R+R/2 R+R/2 R+R/2

V, = \frac{1}{3} + \frac{1}{3} + \frac{1}{2}



The lowest gain that can be obtained from a non-inverting amplifier with feedback is I. When the non inverting amplifier is configured for unity gain, it is called voltage follower and the output is equal to and in phase with the input.

In voltage follower, output follows the input.


To obtain voltage followed from non-Unverting amplifier, simply open R, and short R.

For voltage follower,

The voltage follower is also called a non-inverting buffer because when placed between two networks, it removes the loading on the first network.

=) It possess high input impedance and but output impedance =) since input impedence is high, whenever connected to Source, it draws negligible current therefore source is not loaded. This avoids loading effect.

Loading effect




V 8 = 0.0145

Here source is severly attenuated.

Instead of Vs, olp is measured as Vs because of low input impedance

This attenuation is called loading effect.




For voltage follower

OSCILLATORS

An oscillator is a type of feedback amplifier in which output is fed back to the input via a feedback circuit. If feedback is of proper magnitude and phase, circuit produces alternating currents or voltages.

Oscillators use positive feedback.



$$V_{0} = A_{V}(V_{F}+V_{in})$$

$$V_{0} = A_{V}(BV_{0}+V_{in})$$

$$V_{0} = A_{V}BV_{0} + A_{V}V_{in}$$

If
$$V_{in}=0 \implies 1-A_{in}=0$$

$$A_{in}=1 \qquad \text{for sustained oscillation}$$

$$A_{in}=1 \qquad \text{for or 360}$$


$$A_{in}=1 \qquad \text{for or 360}$$

Two conditions

i)
$$|AB| = 1$$
 (megnitude of loop gain AB must be alleast 1)

2) Total phase shift must be 0 or 360.

Phase shift Oscillator



RC phase shift oscillator consists of op-amp as the amplifying stage and three RC cascaded networks as the feedback circuit.

The openp is used in the inverting mode and it provides 180 phase shift.

Additional 180 phase shift is provided by 3 RC network stages (each 60).


Thus the total phase shift is 360

At some specific frequency, when the total phase shift of the cascaded RC networks is exeactly 180° and the gain of the amplifies is sufficiently large, the circuit will oscillate at this frequency. This frequency is called the frequency of oscillation, fo.

At this frequency Gain must be atteast 29. $\left|\frac{B}{\beta t}\right| = 5 \delta$

Rf = 29 R,

Wein Bridge Oscillator



Most commonly used audio frequency

Here a wein bridge circuit is connected between amplifier input terminal and the output terminal.


The bridge has a Series RC network in one arm and a parallel Rc network in the adjoining arm.

In the remaining two arms R, and Rf are connected.

The phase angle Criterion for oscillation is that total phase shift is 0°. This condition occurs only when bridge is balanced, in at resonance. The frequency of oscillation

$$f_0 = \frac{1}{2\pi RC} = \frac{0.159}{RC}$$

Gain
$$A_V = \frac{1}{B} = 3$$



A triangular wave can be obtained by integrating a square wave.

The output of comparator A1 is a square wave of amplitude $\pm V$ sat and is applied to the negative input of the integrator A2 producing a triangular wave.

The triangular wave is fed back to the input to the comparator A1 through a voltage divider R2R3.

Let the output of the comparator is at +Vsat. The output of the integrator will be a negative going ramp. Thus one end of the voltage divider R2R3is at a voltage +Vsat and other at the negative going ramp of A2. At a time t=t1, when the negative going ramp attains a value of -Vramp, the effective voltage at P becomes slightly less than 0V. This switches the output of A1 from positive saturation to negative saturation level -Vsat.

During the time when the output of A1 is at -Vsat, the output of A2 increases in the positive direction. At instant t=t2, the voltage at point P becomes just above 0V, thereby switching the output of A1 from -Vsat to + Vsat. This cycle repeats and generates the triangular waveform.

The frequency of square and triangular waveforms remains same.

The amplitude of the triangular wave depends on the RC value of integrator A2 and the output level of A1.

The effective voltage at point P during the time

when olf of A, is at +Vsat

$$V_{P} = -V_{eamp} + (V_{Sat} - -V_{eamp}) \frac{R_{2}}{R_{2} + R_{2}}$$

$$R_{2} + R_{2}$$

At $t = t$, the voltage at P becomes equal to zero

is, $V_{P} = 0$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{Sat} + V_{eamp} \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{2} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{3} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} + V_{eamp}) \frac{R_{2}}{R_{3} + R_{3}}$$

$$V_{Sat} + V_{eamp} + (V_{Sat} +$$


-Vsak Rz = Vranp (Rz -Rz -Rz)
Rz PRz -Vsat R2 = -Vramp R3 -Vean = $-\frac{R_2}{R_3}$ Vsat $\longrightarrow \bigcirc$ [11] A) at $t = t_2$ when the $o|p \circ P$ A, switches From + Vsak to -Vsak () =) Wemp = -Rz (-Vsex) $= \frac{R_{c}}{R_{s}} V_{sol} \qquad (2)$ peak to peak amplitude of triangular wave No (PP) = + Vranp - (-Vranp) - Rz Vsak - (-Rz Vsak) V, (PP) - 2 R2 V5 et of thegrater No = - 1 (Vidt -. . ofp swatches form - Nearls 12 Nearls : Vo(PP) = -1 (-Vsax) dt in Ty swinds - Vsd (t) /2 Vo(pp) - Vsat (1/2) (from egn (3)) 2 Re-Vest - Vsat (7/2)


New Section 2 Page 5

2 Revolution Ry Vsat = Vsat (7/2) (from egn 3)

The triangle of scilldrian for the triangle of the triangle of

Sawtooth wave generator





The difference between the triangular wave and sawtooth waveform is that the rise time of triangular wave is always equal to its fall of time while in saw tooth generator, rise time may be much higher than its fall of time, vice versa.

The triangular wave generator can be converted in to a sawtooth wave generator by injecting a variable dc voltage into the non-inverting terminal of the integrator.


In this circuit a potentiometer is used. Now the output of integrator is a triangular wave riding on some dc level that is a function of R4 setting. The duty cycle of square wave will be determined by the polarity and amplitude of dc level. A duty cycle less than 50% will cause output of integrator be a sawtooth. With the wiper at the centre of R4, the output of integrator is TRIANGULAR wave.


Use of the potentiometer is when the wiper moves towards -VEE, the rise time of the sawtooth become longer than the fall time. If the wiper moves towards +VCC, the fall time becomes more than the rise time.

Astable Multivibrator

-> Also called free running oscillator.

quas; stable





A fraction B= Rz is fed back to the (+) input.

Rithz

The reference voltage Wef is BVo which takes values + BVsat or -BVsat.

The olp is also fedback to the (-) input through a lowpass RC

network.

whenever input at the (-) input exceeds Vref, switching takes place resulting in a square more input.

when ofp is at tVs. the capacitor starts charging towards tVs. through R. The Voltage at (1) input is at tBVs. This condition continues as the charge on C rises, until it just exceeded tBVs. the reference Voltage.

when the Voltage at (-) input terminal becomes just greated than the this reference voltage, the output is driven to -Vsat. At this instant the Voltage on capacitor is + BVsat. It begins to discharge through R, that is, charges towards -Vsat.

When the output switches to -Vsat, the capacitor charges more and more negatively until its Voltage exceeds -BVsat. The output switches back to tVsat. The cycle repeats.

The frequency is determined by the time it takes the capacitor to charge from -BVsat to tBVsat and Vice verse.

The Voltage across Capacitor

-t/RC

The Voltage across Capacitor N=(F) = Nf + (NE-NF) = -F/BC

final value Vf = tVsak

Initial value Vi = - BVsat - Vsat) étec

Vc(t) = Vsat - Vsat (P+1) e-t/RC >0

At t= T, the Voltage across Capacitox reaches Brush and switching takes place

1) => Vc(T,) = BVsat = Vsat (Bri) e T, Rc

B = 1- (B+1) e-T/RC (PH) e-TI/RC = 1-B

= 1-P

 $-\frac{7}{11} = \ln\left(\frac{1-13}{148}\right)$

 $T_1 = -Rc \ln \left(\frac{1-B}{1+B} \right)$

 $T_1 = RC \ln \left(\frac{1+13}{1-18}\right)$

Total time pexiod

T = 2T, = 2RC ln (1+B)

If RIERZ then B=0.5

T= 2RC ln 3

B = KZ RYRZ

17 R = 1.16 R2


T=2RC

J. = J.

The olp swings from +Vsat to -Vsat

Monostable Multivibrator

It has one stable stable and other is quasistable state.



A diode D, clamps the capacitor Voltage to 0.7V when the output is at tVsat. A negative going pulse signal of magnitude V, Passing through the differentiator Ra ca and diode Dz produces a negative going trigger impulse and is applied to (t) input.

Let us assume that in Stable Stable, the output is at + Vs. The diode D, conducts and Vc the Voltage across capacitox gets clamped to 0.7 V.

The Voltage at (+) input terminal through RiRz divider
is tBVsat. Now if a negative trigger of magnitude V,
is applied to the (+) input terminal so that the effective
signal at this terminal ie; [BVsat + (-V,) < 0.7V]

the off will switch from tyset to -Vset. The diode will now get reverse biased and the capacitor starts changing exponentially to -Vset through the resistance R. The Voltage at (t) input terminal is now -BVset.

When Capacitor Voltage Ve becomes just slightly more negative

than -BVsat, the ofp of the opening switches back to tVsat. The capacitor C now starts charging to though R . VT.o e; JV litan

$$V_{c} = V_{f} + (V_{i} - V_{f}) e^{-t|RC}$$

$$V_{c} = -V_{sx} + (V_{D} + V_{sx}) e^{-t|RC}$$

$$V_{c} = -V_{sx} + (V_{D} + V_{sx}) e^{-t|RC}$$

$$V_{k} = V_{D}$$

at t=T, Vc=-BVsal-

Where P= R2 RtR2 IF Veat >> Vo and RizRs B=0:5 thun [T = 0.69 RC]

Active filters: Comparison with passive filters

An electric filter is a frequency selective circuit that passes a specified band of frequencies and blocks signals of frequencies outside this band.

Active filters are the electronic circuits, which consist of active element like transistors op-amp(s) along with passive elements like resistor(s) and capacitor(s).

Elements used in passive filters are resistors, capacitors and inductors.


An active filter offers the following advantages over a passive filter.

- 1. Gain and frequency adjustment flexibility. Since the op-amp is capable of providing a gain, the input signal is not attenuated as it is in a passive filter. Also, the active filter is easier to tune or adjust.
- 2. No loading problem. Because of high input impedance and low output impedance of op-amp, the active filter does not cause loading of the source or load.
- 3. Cost. Active filters are more economical than passive filters.

The most commonly used filters are

- 1. Low pass filter
- 2. High pass filter
- 3. Band pass filter
- 4. Band reject filter
- 5. All pass filter

First order low-pass filter



$$V_{1} = V_{1} n \left(-\frac{j x_{c}}{R} \right)$$

$$= V_{1} n \left(\frac{1}{j 2 \kappa f_{c}} \right)$$

$$= \frac{1}{j 2 \kappa f_{c}}$$

$$= \frac{1}{j 2 \kappa f_{c}}$$

$$V_1 = Vin \left(\frac{1}{1+32x} t_{RC}\right)$$

$$V_{o} = \left(\frac{1+R_{f}}{R_{i}}\right)V_{i}$$

$$= \left(\frac{1+R_{f}}{R_{i}}\right)\frac{V_{i}n}{1+j\sqrt{2\pi f}R_{i}}$$

$$= \frac{1+\frac{1}{2}\sqrt{f_{H}}}{1+j\sqrt{2\pi f}R_{i}}$$

$$= \frac{1+\frac{1}{2}\sqrt{f_{H}}}{1+j\sqrt{2\pi f}R_{i}}$$

Where
$$A_{t} = \frac{1}{R_{t}}$$
 president gain
 $f_{th} = \frac{1}{2\pi R_{c}}$ higher cutoff beginning
 $f \Rightarrow i|_{P} signal$ beginning

op-amp is used in the

Resistors R, and Rp determine the gain of the filter.

O. 707 AF PB HESBY

non-inverting mode.

atib V 92462

٨

we grither $\left|\frac{v_0}{v_0}\right| = \frac{1+\left(\frac{v_0}{v_0}\right)^2}{\sqrt{1+\left(\frac{v_0}{v_0}\right)^2}}$

 $\frac{Case 1}{Case 2} \qquad f < f_{H} \qquad \left| \frac{V_{0}}{V_{in}} \right| = A_{F}$ $\frac{Case 3}{Case 3} \qquad f > f_{H} \qquad \left| \frac{V_{0}}{V_{in}} \right| = A_{F} = 0.707 A_{F}$

Filhe disign

1. choose a value of high cutoff Reguency fit 2. select C less than oxegual to late.


3. calculate R


R= 1

R= 1

RTRC

 $P = 1 + \frac{R_f}{R_1}$ select R_i and R_f





A Stob band response having a todas/decade roll-off is obtained with second order lowpass filter.

A first order filter can be converted to second order filter by using an additional RC network.

The gain of the second order filter is set by R1 and R2 while the gain of high cutoff frequency f4 is determined by R2, C2, R3, C3

AF = 1+ Rf Passband
gain

Filter dusign

1) choose a value for fy.

2) set R2 = R3 = R and C2 = C3 = C

Choose C < / ME


 $R = \frac{1}{2\kappa I_{\nu}} c$


4) Parsband gain of = 1+ret = 1.289

Choose K' < 100 KV ang calculate &t

Choose K' < 100 KV ang calculate &t

First order High pass filter





First order high pass filter is obtained by Interchanging R and C in first order lowpass filter.

It is the low cotoff forguency.


$$V_{0} = \left(\frac{1+R_{f}}{R_{l}}\right)V_{l}$$

$$V_{0} = \left(\frac{1+R_{f}}{R_{l}}\right)\frac{j2\pi fR_{c}}{1+j2\pi fR_{c}}V_{l}$$


$$V_{0} = A_{f} \qquad \frac{j(f)}{f_{l}}$$


$$V_{l} \qquad \qquad V_{l} \qquad V_{l} \qquad V_{l} \qquad V_{l} \qquad V_{l} \qquad V_{l} \qquad \qquad V_{l} \qquad V_{l}$$

where $A_{f} = 1 + \frac{R_{f}}{R_{I}}$ Passband gain $f_{L} = \frac{1}{2nR_{C}}$ $f_{L} = 1000 \text{ cut.ff frequency}$



Second order High pass filter





A second order high pass filter can be formed from a second order lowpass filter by Simply Interchanging R and C.

Band-pass Filter

A bandpass filter has a passband between two cutoff frequencies f_H and f_L such that $f_{H} > f_L$ Any input frequencies outside this passband is attenuated.


Two types

- 1. Wide bandpass Q<10
- 2. Narrow bandpass Q>10

Q is a measure of selectivity, higher the value of Q, the more selective is the filter or narrower its bandwidth.

$$6 = \frac{BM}{t^c} = \frac{t^{H-1}}{t^c}$$


Wide band-pass Filter



A wide bandpass filter can be obtained by cascading a first order HPF with a first order LPF.

Narrow band-pass Filter

- 1. Multiple feedback filter since it has two feedback paths
- 2. The op-amp is used in the inverting mode.



Choose
$$C_1 = C_2 = C$$

$$R_1 = \frac{Q}{Q}$$

$$R_2 = \frac{Q}{Q}$$

$$R_3 = \frac{Q}{A_c C_1}$$

$$R_4 = \frac{Q}{Q}$$

At is the gain at
$$f_c$$
 $A_F = \frac{R_3}{2R_1}$
Grain $A_F < 2Q^2$

Advantage of multifeedback filter is that the Center frequency f_c can be changed to a new frequency f_c' Without changing gain or bandwidth. This is done by changing R_2 to R_2' = $R_2\left(\frac{f_c}{f_c}\right)$

Band Reject Filter


Also known as Band stop or Band elimination filter

Here frequencies are attenuated in the stopband while they are passed outside this band.

Two types

- Wide band reject
 Narrow band reject

Wide band reject Filter



It consists of a LPF, HPF and a summing amplifier.

The low cutoff frequency of the HPF f_L must be larger than the high cutoff f_H frequency of the LPF.

The pass band gain of both high pass and low pass section must be equal.


Narrow band reject filter

Also known as notch filter.

Used for rejection of a single frequency such as 60-Hz power line frequency hum.

Commonly used notch filter is twin-T network. This is a passive filter composed of two T-shaped networks. One T network is made up of two resistors and a capacitor, while the other uses two capacitors and a resistor.


The notch-out frequency is the frequency at which maximum attenuation occurs.



The passive twin-T network has low figure of merit Q.

The Q of the network can be increased if it is used with the voltage follower.

State variable filter



The state variable filter uses two op-amp integrators and one op-amp adder to provide simultaneous second order lowpass, band pass and high pass filter responses.

of of openp
$$A_{2}$$

$$V_{BP} = -\frac{1}{RCS}V_{HP}$$

$$R = IMA C = IMF$$

$$V_{RP} = -\frac{1}{S}V_{HP} \longrightarrow 0$$

$$V_{RP} = -\frac{1}{S}V_{HP} \longrightarrow 0$$

$$V_{RP} = -\frac{1}{S}V_{HP} \longrightarrow 0$$

$$V_{LP} = -\frac{1}{S}V_{RP} \longrightarrow 0$$

 $V_{Hp} = -V_{\bar{x}} - V_{Lp} + \propto V_{Bp} \longrightarrow (3)$

Danping factor & = 3 R, R, +R2

HPF Substituting (1) end (2) in (3)

VAP = -Vi - [2 VAP + &(-1-VAP)

NHP (1+ = + =) = -/1

Vitp (s2 + ousti) = -Vis2

transly Hap = NHP = -22

Comparing with Standard high pass transfer function

A, s2 52 + WW, s + W, 2

A0 = -1 and W1= 1

from @ => VHP = 52 VLP

(1) => VBP = - INHP = -L(32 VLP) = -5 VLP

.. substituting in 3

 \bigcirc

$$S^{2}V_{Lp} = -V_{L} - V_{Lp} - KSV_{Lp}$$

$$V_{Lp} \left(S^{2} + \alpha S + I \right) = -V_{L}$$


$$V_{Lought} H_{Lp} = \frac{V_{Lp}}{V_{L}} = \frac{-1}{S^{2} + \alpha S + I}$$

$$V_{Lp} = \frac{1}{S^{2} + \alpha S + I}$$

$$V_{Lp} = \frac{1}{S^{2}} V_{Hp}$$

$$V_{Lp} = \frac{1}{S^{2}} V_{Hp}$$

$$V_{Lp} = -\frac{1}{S} V_{H$$



The circuit modified to get a notch filter response

The op-amp Ax provides the notch filter response by

Combining LPF and HPF op

$$V_{N} = -\frac{R_{\uparrow}}{R_{\uparrow}} V_{Hp} - \frac{R_{\uparrow}}{R_{\uparrow}} V_{Lp}$$


$$= -(-\frac{s^{2}}{s^{2} + \alpha s + 1}) V_{i} - (-\frac{1}{s^{2} + \alpha s + 1}) V_{i}$$

$$V_{N} = \frac{S^{2} + \alpha s + 1}{s^{2} + \alpha s + 1} V_{i}$$

$$V_{N} = \frac{S^{2} + \alpha s + 1}{s^{2} + \alpha s + 1} V_{i}$$

$$V_{N} = \frac{S^{2} + \alpha s + 1}{s^{2} + \alpha s + 1} V_{i}$$

New Section 2 Page 31



 $Y = admittance = \frac{1}{R}$

Sallen key filter

Since openp is connected in non-Investing mode

$$V_{0} = \left(\frac{1 + R_{t}}{R_{i}}\right) V_{B}$$

$$V_{0} = A_{0}V_{B} \longrightarrow 0$$

in to a some

Apply KCL at node A.

Substitute (1) in (2)

At node B, KCL $(V_B-V_A)Y_2 + V_BY_4 = 0$ $V_BY_2-V_AY_2 + V_BY_4 = 0$ $V_B (Y_2+Y_4)-V_AY_2 = 0$ $V_A = V_B (Y_2+Y_4)$

$$V_{A} = \frac{V_{O}}{A_{O}} \left(\frac{Y_{2} + Y_{4}}{Y_{2}} \right) \longrightarrow \bigoplus$$

$$Substitute \bigoplus in (3)$$

$$V_{i}Y_{1} = \frac{V_{O}}{A_{O}} \left(\frac{Y_{2} + Y_{4}}{Y_{2}} \right) \left(Y_{1} + Y_{2} + Y_{3} \right) - \frac{V_{O}}{A_{O}} Y_{2} - \frac{V_{O}}{Y_{3}}$$


$$= V_{O} \left(\frac{Y_{2} + Y_{4}}{Y_{2}} \right) \left(Y_{1} + Y_{2} + Y_{3} \right) - V_{O} Y_{2}^{2} - V_{O} A_{O} Y_{3} Y_{2}$$

$$= \frac{V_{O}}{A_{O} Y_{2}} \left(Y_{1} + Y_{2} + Y_{3} + Y_{1} + Y_{4} + Y_{2} + Y_{4} + Y_{3} + Y_{4} + Y_$$

Vo = AoY2Y1 Y. Y. + Y2Y3(1-Ao) + Y+ (Y, +Y2+Y8)

General expersion

Second order lowpass circuit



Vo = = Ao (R) (R)

$$B(s) = \frac{N_0}{V_1} = \frac{A_0 \left(\frac{1}{R}\right) \left$$

$$H(s) = \frac{A_0}{1 + \frac{S}{M_h}} (w) + \left(\frac{S}{M_h}\right)^2$$

$$H(s) = \frac{A_0}{s^2 + s \frac{M_h}{M_h}} u_h^2$$

$$= \frac{A_0}{(j \frac{M}{M_h})^2 + j \frac{M_h}{M_h}} + \frac{M_h}{M_h}$$


$$= \frac{A_0}{(j \frac{M}{M_h})^2 + j \frac{M_h}{M_h}} + \frac{M_h}{M_h}$$

$$= \frac{A_0}{1 - \frac{M^2}{M_h}} + j \frac{M_h}{M_h}$$

$$= \frac{A_0}{1 + \frac{M_h}{M_h}} +$$

1+ w 1

Second order HPF



General expression

$$\frac{V_{0}}{V_{i}} = \frac{A_{0} Y_{1} Y_{2}}{Y_{1} Y_{2} + Y_{4} (Y_{1} + Y_{2} + Y_{3}) + Y_{2} Y_{3} (1 - A_{0})}$$

$$= \frac{A_{0} (SC_{1}) (SC_{2})}{(SC_{1}) (SC_{2})} + \frac{1}{R_{2}} (SC_{1} + SC_{2} + \frac{1}{R_{1}}) + SC_{2} (\frac{1}{R_{1}}) (1 - A_{0})$$

$$= \frac{A_{0} S^{2} C_{1} C_{2}}{S^{2} C_{1} C_{2}} + \frac{1}{R_{2}} (SC_{1} + SC_{2} + \frac{1}{R_{1}}) + SC_{2} (1 - A_{0})$$

Divide numerator and denominator by C, Cz

$$= \frac{A_{0} S^{2}}{S^{2} + \frac{1}{R_{1}} (SC_{1} + SC_{2} + \frac{1}{R_{1}}) + \frac{S}{R_{1}C_{1}} (1-A_{0})}$$

$$= \frac{A_{0} S^{2}}{S^{2} + \frac{1}{S^{2} + \frac{1}{R_{2}} C_{1}C_{2}} + \frac{1}{R_{1}R_{2}C_{1}C_{2}} + \frac{S}{R_{1}C_{1}} (1-A_{0})}$$

$$= \frac{A_{0} S^{2}}{S^{2} + \frac{1}{R_{2}} C_{1}C_{2}} + \frac{1}{R_{1}R_{2}C_{1}C_{2}} + \frac{S}{R_{1}C_{1}} (1-A_{0})$$

$$= \frac{A_{0} S^{2}}{R_{2} C_{1}C_{2}} + \frac{1}{R_{1}R_{2}C_{1}C_{2}} + \frac{1}{R_{1}C_{1}} + \frac{S}{R_{1}C_{1}} (1-A_{0})$$

$$\frac{A_{0}S^{2}}{S^{2} + SR_{1}C_{1} + SR_{2}C_{2}(1-A_{0})}$$

$$\frac{R_{1}R_{2}C_{1}C_{2}}{S^{2} + SR_{1}C_{1}C_{2}}$$

$$= \frac{A_{0}S^{2}}{S^{2} + S(R_{1}C_{1} + R_{2}C_{2} + R_{2}C_{2}(1-A_{0})) + 1}$$

$$R_{1}R_{2}C_{1}C_{2}$$

$$R_{1}R_{2}C_{1}C_{2}$$

$$R_{1}R_{2}C_{1}C_{2}$$

$$R_{2}C_{1}C_{2}$$

$$R_{2}C_{1}C_{2}$$

$$R_{2}C_{1}C_{2}$$

$$R_{3}C_{1}C_{2}$$

$$R_{4}R_{2}C_{1}C_{2}$$

$$R_{5}R_{2}C_{1}C_{2}$$

$$R_{6}R_{2}C_{1}C_{2}$$

$$R_{6}R_{2}C_{1}C_{2}$$

$$R_{6}R_{2}C_{1}C_{2}$$

$$R_{7}R_{2}C_{1}C_{2}$$

$$R_{7}R_{2}C_{1}C_{2}$$

$$R_{7}R_{2}C_{1}C_{2}$$

$$R_{7}R_{2}C_{1}C_{2}$$


$$R_{7}R_{2}C_{1}C_{2}$$


$$R_{7}R_{2}C_{1}C_{2}$$

$$R_{7}R_{2}C_{1}C_{2}$$

$$R_{7}R_{2}C_{1}C_{2}$$

$$R_{7}R_{2}C_{1}C_{2}$$





 $V_{CC} \stackrel{QR}{=} = \frac{2}{3}V_{CC}$ R+2R

• The voltage divider network consists of a three $5K\Omega$ resistors that are connected in series between the supply voltage Vcc and ground. It provides 2/3 Vcc to the upper comparator and 1/3 Vcc to the lower comparator

By changing the Voltage at these pins, we can change the output of the comparator

Whenever threshold Veltage goes above this 33 Vcc the output of comparator will be come high

whenever the trigger voltage goes below 1/3 Vcc the output of comparator will become high.

When we want to change the state of the Comperator, then we need to change the trigger signal in such a way that Pind voltage goes below the 1/3 vcc voltage

> Let trigger signal at Vec.

The olp of Second comparator Is at logic o

ic, s=0

Assume initially the threshold voltage is less than the reference voltage 2, vec: in RED

Thus the olp of FF will bemain as it is.

=) When threshold voltage goes above this 3/3 Vcc Voltage, the output of comparator) will logic 1. Then olp of FF is logic 0. The olp of 555 times is also zero.

By threshold voltage we are controlling the olp.

=> Assume the threshold voltage is less than reference voltage 2 vcc :- olp of comparator 1 is zero

whenever the trigger signal goes below the 1/3 vcc, the of comparator 2 will be high


ie, R=0 S=1


: FF will set to logic 1

of will also set to hogic)

- => Thus using threshold and trigger pin we are controlling the olp voltage and hence the timing of olp signal.
 - => using pin 5, we can also Control timing.
- => To change the input voltage to the threshold pin, the external resistor and capacitors are connected between the threshold and discharge pin through the Supply voltage. Similarly for trigger pin.

Astable Multivibrator using 555 timer





- ⇒ When circuit is twented on, the capacitor is fully uncharged so that Voltage at Pin 2 and 6 is zero.
 - =) Initially the Lower comparated at logic I and Upper comparated at 1.9100. Because the voltage at terminal (Pinz) is low than 13 vcc for lower comparater and the voltage at non loverting terminal (Pin 6) is low than 2/3 vcc.

Since 9=1 9=0 so the transistor is in OFF

Condition. The capacitor C starts charging through R_1 and R_2 .

The Voltage of Pinz and (Will Start increasing at Pinz whenever the Voltages, crosses 1/3 Vcc, the olp of lower comparation will become logic obecause the voltage at inverting node will be Slightly more than Voltage at non-inverting terminal.

while the Voltage at Pin (is still less than 3/3 Vcc the off of Upper competator is at logic o.

of the will retain previous state.

... Q goes to hogic 1

o(p of 555 times = hogic 1

=) when the capacitor rollage crosses of acc old of

Now z=0 R=1

ie, whenever the capacitor voltage reaches 2/2 vcc, the transition in old from logic high to logic low value.

=> When q=0 \quad \quad \text{transition on.}

The capacitor c starts discharging through the transfer. The voltage across Capacitor Starts reducing.

As the Voltage, goes below of vcc, the off of upper comparator become logic o.

The op of second competator will also be O.

ie, S=0 R=0

FF u; 11 retain its previous stat ie, q=0

o|of 555 times will also be zero

During discharging, whenever the Voltage across enparity goes below 13 Vcc, ofp of low Comparator is at logic 1

ie, s=1 R=0


FF will set to 1

olp transition to logic high

As q=1 q=0, transista OFF, Capacitas again Starts Charging through R, and Rz

- E) Thus Capacitor is charging between 33 vcc and 13 vcc. and because of charging and discharging of Capacitor, we can see a transition in the olp.
 - =) During Charging process the Voltage across capacitor just crosses of year voltage, the transition of old from logic high to logic zero Value

=) During discharging process, the Voltage across, goes below 1/3 vic, the transition of ofp from logic low to logic high value.



Thigh. I time required for capacitor to charge from 15 Vcc to The capacitor voltage for a lowpass RC circuit 1-e = 2/2 vc = Vcc (1-e+/RC) t, is the time taken for capacitor to Charge From 0 to 3/3 Vcc. 3/3 Vcc = Vcc (1-e, |vc) ⇒ f1 = 1.06 BC → 0 to is the time to charge from a to 1/3 Vcc 13 Ncc = Ncc (1-e-fs/kc) => t2 = 0.405RC -> 0 Thigh = t1-t2 - 1.09 RC - 0.405RC 20.69 RC THIGH = 0.69 (RA+RB) C old is son while colocipal gircharder from 2/3 Vcc to 1/3 Vcc and Voltage across capacitar is

olp is low while capacital discharges from 2/3 Vcc to 1/3 Vcc and Voltage across capacital is

1/3 Vcc = 3/3 Vcc e t/Rc


1/3 Vcc = 3/3 Vcc e t/Rc

1/3 Vcc = 0.69 Rc

T = THigh + TLOW

 $= 0.69 (R_1 + R_2) C + 0.69 R_2 C$ $= 0.69 (R_1 + R_2) C$ $f = \frac{1}{T} = \frac{1.45}{(R_1 + R_2)} C$ $\frac{R_1 + R_2}{T} C$ Duby cycle 1. = $\frac{T_{10W}}{T} \times 100$ $= \frac{R_2}{T} \times 100$

Monostable Multivibrator



=> let us assume the output of 555 timer is zero.

When olp is zero, \(\tilde{q} \in 1 \) \text{ The Pin is and 7 is at ground potential

The upper comperator output will be at zero Since the voltage at inverting terminal (2% vcc) is greater than non inverting terminal (0).

The lower comparator output will also be at zero since the Voltage at Inverting terminal (will be at vcc if no trigger is applied) is greater than non inverting terminal (3vcc).

ic, R=0 S=0

. The ofp of FF will remain in previous condition In this condition, ofp of 555 times is zero

=> whenever we apply trigger signal in such a way that of of pin 2 goes below the reference voltage.

The olp of Lower comparation will become logic 1.

Since \(\bar{q} = 1\), pin \(\epsilon\) will remain at ground potential.

50; olp of upper comparator will remain at logic 0.

ie, S=1 R=0 (during trigger)

... o(p of timer = logic)

ie, 9=1 == 0

Thus transistor turns off.

Capacitar C' starts eparaine youargs rcc.

⇒ After triggering action completes, the voltage at pin & becomes Vcc.

of p of Lower comparator becomes logic zero.

During charging of C, whenever the voltage at Pin &

just crosses 3/3 vcc, the ofp of upper comparator will become

higic 1.


ie, S=0 R=1The 0/p of $FF=\log_{10}C$ 00/p of S=0 times C=0

in this way olp of 555 times goes into unstable state.

=> whenever the capacitor voltage just reaches the 3/3 vcc voltage than the olp will come to stable state.

As soon as a will become zero, at will become I the transistor turn only the capacitor gets discharged through transistor path.


Thus the olp of comparators will become logic o.




Whenever the triggering action happens, ie, whenever the Voltege at Pin 2 just go below 1/3 vcc Voltage, the olp of 555 times will go to the logic high value. At that time capacitor starts charging towards vcc.

As soon as the Voltage across capacitor Crosses 3, vcc then the olp of 555 times will become logic o. Capacitor gets discharged through transistor.

at t=T Vc = 2/3 Vcc





A voltage-controlled oscillator (VCO) is an electronic oscillator whose frequency is controlled by a voltage input. The applied input voltage determines the instantaneous oscillation frequency.

Applications:

FM modulators FSK modulators Signal generators


The frequency of oscillation is determined by an external resistor R1 and capacitor C1, and the voltage Vc applied to the control terminal 5.

The triangular wave is generated by alternately charging the external capacitor C1 by one current source and linearly discharging it by another. The charge and discharge levels are determined by the Schmitt trigger action. The Schmitt trigger also provides square wave output.

Both the outputs are buffered so that output impedance of each is 50 ohm

Phase-Locked Loops (PLL)

A phase-locked loop or phase lock loop is a control system that generates an output signal whose phase is related to the phase of an input signal.



The VCO is a free running oscillator and operates at a set frequency called free running frequency. This frequency is determined by the external timing capacitor and an external resistor.

The frequency deviation is directly proportional to the dc control voltage and hence it is called voltage controlled oscillator.

If an input signal Vs of frequency fs is applied to the PLL, the phase detector compares the phase and frequency of the input signal to that of the output Vo of the VCO.

If the two signals differ in frequency and/or phase, an error voltage Ve is generated.

The phase detector is basically a multiplier and produces the sum (fs+fo) and (fs-fo) components at its output. The high frequency component fs+fo is removed by the LPF and the difference frequency component is amplified and then applied as control voltage to VCO.

The signal Vc shifts the VCO frequency in a direction to reduce the frequency difference between fs and fo. Once this action starts, the signal is in the <u>capture range</u>.

The VCO continues to change frequency till its output frequency is exactly the same as the input signal frequency . The circuit is said to be locked.

Once locked, the output frequency fo of VCO is identical to fs except for a finite phase difference Φ . This phase difference generates a corrective control voltage Vc to shift the VCO frequency from fo to fs thereby maintain the lock. Once locked, PLL tracks the frequency changes of the input signal.

PLL goes through three stages

- 1. Free running
- 2. Capture
- 3. Locked or tracking

Lock in range: Once the PLL is locked, it can track frequency changes in the incoming signals. The range of frequencies over which the PLL can maintain lock with the incoming signal is called the lock-in range. The lock range is usually expressed as a percentage of fo, the VCO frequency.

Capture range: The range of frequencies over which the PLL can acquire lock with an input signal is called capture range.

The capture range is also expressed as a percentage of fo, the VCO frequency.

Pull-in time: The total time taken by the PLL to establish lock is called pull-in time.

Lock renge

Let VCO is locked to i/p frequency f If ilp frequency & changes, then the VCO will follow that frequency


provided the input frequency is within the lock range. If it frequency f goes out of lock renge, then the voo starts running at free running frequency for

Phase detector


Let
$$\infty$$
 and β are the phases of two signals

$$\begin{array}{lll}
\text{phase diffexace} &= \infty - \beta & \text{if } \infty - \beta & \text{is very small} \\
&\approx \sin(\infty - \beta) & \\
\text{we have} & \sin(\infty - \beta) & + \sin(\infty + \beta) & \\
&& \text{thigh freq Compared} \\
&& \text{thinholded by LPF} \\
&& \text{signal 1} & \\
&& \text{signal 2} & \\
\end{array}$$

Phase Detector




The output of the XOR gate is high when one of the input signals fs or fo is high. This type of detector is used when both the input signals are square waves. The output wave form for fs=fo is shown in fig. In this figure, fs is leading fo by Φ degrees.



The maximum dc output voltage occurs when phase difference is π . The slope of the curve,

Another type of phase detector is an edge triggered phase detector.



This circuit is useful when fs and fo are both pulse waveforms with duty cycle less than 50percent. This has better capture range and locking characteristics as the output characteristics is linear upto 360


degree.


VCO: LM 566


A Voltage-Controlled Oscillator (VCO) is a circuit that provides a varying output signal (typically of square-wave or triangular-wave form) whose frequency can be adjusted over a range controlled by an externally applied DC voltage.

The VCO provides a linear relationship between the applied voltage and the oscillation frequency. The applied voltage is called control voltage. The control of frequency with the help of control voltage is known as voltage to frequency conversion. Hence VCO is otherwise known as Voltage to frequency converter.

Practically VCO is available in IC form. IC 566 (LM566/SE566) from Signetics is a popular VCO. IC 566 contains circuitry to generate both square wave and triangular-wave signals whose frequency is set by an external resistor and capacitor and then varied by an applied dc voltage.







A Schmitt trigger circuit is used to switch the current sources between charging and discharging the capacitor, and the triangular voltage developed across the capacitor and square wave from the Schmitt trigger are provided as outputs through buffer amplifiers.

The Voltage Vc is applied to the modulation input pin which is a control voltage.

The capacitor C1 is linearly charged or discharged by a constant current source.

The charging current can be controlled by controlling the voltage Vc at pin 5 or by varying the resistance R1 which is external to the IC.

The charging and discharging levels are determined by the Schmitt trigger

The output voltage of Schmitt trigger is designed to swing between +V and 0.5V

For Ra= Rb, the voltage at non-inverting terminal swings between 0.5(+V) to 0.25(+V).

Thus the triangular wave is generated due to alternate charging and discharging of the capacitor C1 in linear manner.

When C1 voltage increases beyond 0.5(+V), the ST output goes low, and the capacitor starts discharging.


When the voltage becomes less than 0.25(+V), the output of the ST goes high.

Due to similar current sources used for charging and discharging, the time taken by C1 to charge and discharge is same. This produces exact triangular wave.

The output of the ST is step response, which is a square wave output.

Free running frequency.
$$f_o = \frac{2}{R_1 \times C_1} \times (\frac{V^+ - V_C}{V^+})$$

Lowpass Filter




Removes the high frequency components and noise.

It controls dynamic characteristics like capture range, lock range ,bandwidth and transient response of the PLL.

If filter bandwidth is reduced, response time increases. Reducing the filter bandwidth reduces the capture range.


The charge on the filter capacitor gives a short time memory to the PLL.



- Pin 1. Ground, The ground pin connects the 555 timer to the negative (ov) supply rail.
- Pin 2. Trigger, The negative input to comparator No 1. A negative pulse on this pin "sets" the internal Flip-flop when the voltage drops below 1/3Vcc causing the output to switch from a "LOW" to a "HIGH" state.
- Pin 3. Output, The output pin can drive any TTL circuit and is capable of sourcing or sinking up to 200mA of current at an output voltage equal to approximately Vcc 1.5V so small speakers, LEDs or motors can be connected directly to the output.
- * Pin 4. Reset, This pin is used to "reset" the internal Flip-flop controlling the state of the output, pin 3. This is an active-low input and is generally connected to a logic "1" level when not used to prevent any unwanted resetting of the output.


- Pin 5. Control Voltage, This pin controls the timing of the 555 by overriding the 2/3Vcc level of the voltage divider network. By applying a voltage to this pin the width of the output signal can be varied independently of the RC timing network. When not used it is connected to ground via a 10nF capacitor to eliminate any noise.
- Pin 6. Threshold, The positive input to comparator No 2. This pin is used to reset the Flip-flop when the voltage applied to it exceeds 2/3Vcc causing the output to switch from "HIGH" to "LOW" state. This pin connects directly to the RC timing circuit.
- Pin 7. **Discharge**, The discharge pin is connected directly to the Collector of an internal NPN transistor which is used to "discharge" the timing capacitor to ground when the output at pin 3 switches "LOW".
- Pin 8. Supply +Vcc, This is the power supply pin and for general purpose TTL 555 timers is between 4.5V and 15V.

Monostable Multivibrator using 555



Monostable multivibrator

Monostable Multivibrator using 555



The **Monostable 555 Timer** circuit triggers on a negative-going pulse applied to pin 2 and this trigger pulse must be much shorter than the output pulse width allowing time for the timing capacitor to charge and then discharge fully. Once triggered, the 555 Monostable will remain in this "HIGH" unstable output state until the time period set up by the $R_1 \times C_1$ network has elapsed. The amount of time that the output voltage remains "HIGH" or at a logic "1" level, is given by the following time constant equation.


$$\tau = 1.1\,R_1\,C_1$$

A **Monostable 555 Timer** is required to produce a time delay within a circuit. If a 10uF timing capacitor is used, calculate the value of the resistor required to produce a minimum output time delay of 500ms.

500ms is the same as saying 0.5s so by rearranging the formula above, we get the calculated value for the resistor, R as:

$$R = \frac{t}{1.1C} = \frac{0.5}{1.1 \times 10uF} = \frac{0.5}{1.1 \times 10 \times 10^{-6}} = 45.5k\Omega$$

The calculated value for the timing resistor required to produce the required time constant of 500ms is therefore, $45.5 \mathrm{K}\Omega$. However, the resistor value of $45.5 \mathrm{K}\Omega$ does not exist as a standard value resistor, so we would need to select the nearest preferred value resistor of $47 \mathrm{k}\Omega$




Applications of Monostable Multivibrator


Frequency Divider

When the IC 555 is used as a monostable multivibrator, a positive going rectangular pulse is available at the output when a negative going pulse of short duration is applied at the trigger input. By adjusting the time interval t of the charging or timing circuit the device can be made to work as a Frequency Divider circuit.

If the timing interval t is made slightly larger than the time period of the input pulse (trigger pulse), the device can act as a Divide – by – two circuit. The timing interval can be controlled by appropriately choosing the values of the resistor R and the capacitor C in the timing circuit. The waveforms of the input and output signals corresponding to the divide–by–two circuit are shown below.




Astable Multivibrator



Astable multivibrator using 555 timer

Astable Multivibrator-working




Working of Astable Multivibrator using IC 555:

When the flip-flop is set, Q is high which drives the transistor Q_d in saturation and the capacitor gets discharged. Now the capacitor voltage is nothing but the trigger voltage. So while discharging, when it becomes less than 1/3 V_{CC} , comparator 2 output goes high. This resets the flip-flop hence Q goes low and \bar{Q} goes high.

The low Q makes the transistor off. Thus capacitor starts charging through the resistances R_A , R_B and V_{CC} . The charging path is shown by thick arrows in the Fig. 2.105. As total resistance in the charging path is $(R_A + R_B)$, the charging time constant is $(R_A + R_B)$ C.

Now the capacitor voltage is also a threshold voltage. While charging, capacitor voltage increases i.e. the threshold voltage increases. When it exceeds 2/3 V_{CC} , then the comparator 1 output goes high which sets the flip-flop. The flip-flop output Q becomes high and output at pin 3 i.e. \bar{Q} becomes low. High Q drives transistor Q_d in saturation and capacitor starts discharging through resistance R_B and transistor Q_d . This path is shown by dotted arrows in the Fig. 2.105. Thus the discharging time constant is R_B C. When capacitor voltage becomes less than 1/3 V_{CC} , comparator 2 output goes high, resetting the flip-flop. This cycle repeats.

Thus when capacitor is charging, output is high while when it is discharging the output is low. The output is a rectangular wave. The capacitor voltage is exponentially rising and falling. The waveforms of Astable Multivibrator using 555 Timer IC are shown in the Fig. 2.106



Duty Cycle of Astable Multivibrator:

Generally the charging time constant is greater than the discharging time constant. Hence at the output, the waveform is not symmetric. The high output remains for longer period than low output. The ratio of high output period and low output period is given by a mathematical parameter called **duty cycle**. It is defined as the ratio of **ON time i.e.** high output to the total time of one cycle. As shown in the Fig. 2.106.

$$W = time for output is high = T_{ON}$$

T = time of one cycle

$$\therefore \qquad \qquad D = \text{duty cycle} = \frac{W}{T}$$

$$\therefore \qquad \% D = \frac{W}{T} \times 100 \%$$


Applications of Astable Multivibrator

Square Wave Generation

The duty cycle of an astable multivibrator is always greater than 50%. A square wave is obtained as the output of an astable multivibrator when the duty cycle is 50% exactly. Duty cycle of 50% or anything less than that is not possible with the IC 555 as an astable multivibrator mentioned above. Some modifications are to be made to the circuit.

The modification is to add two diodes. One diode in parallel to the resistor R_2 with cathode connected to the capacitor and another diode in series with the resistor R_2 with anode connected to the capacitor. By adjusting the values of the resistors R_1 and R_2 , a duty cycle in the range of 5% to 95% can be obtained including the square wave output. The circuit for square wave generation is shown below.

VOLTAGE CONTROLLED OSCILLATOR



VCO

A *Voltage-Controlled Oscillator* (VCO) is a circuit that provides a varying output signal (typically of square-wave or triangular-wave form) whose frequency can be adjusted over a range controlled by *an externally applied DC voltage*.


The VCO provides a linear relationship between the applied voltage and the oscillation frequency. The applied voltage is called **control voltage**.

The control of frequency with the help of control voltage is known as **voltage to frequency conversion**. Hence VCO is otherwise known as *Voltage to frequency converter*.

Practically VCO is available in IC form. IC 566 (LM566/SE566) from Signetics is a popular VCO. IC 566 contains circuitry to generate both squarewave and triangular-wave signals whose frequency is set by an external resistor and capacitor and then varied by an applied dc voltage.

IC 566 is an 8 pin IC,


- Two output pins for Square and Triangular outputs.
- The frequency of the Square and Triangular waves are function of the input voltage applied at Pin 5. This input voltage is also called as Modulating Input voltage.
- The Frequency of the output voltage is determined by R1, C1 and Control Voltage Vc



Block diagram of IC566


Principle of Operation

- The op-amp A1 is used a buffer.
- The op-amp A2 is used as Schmitt trigger.
- The op-amp A3 is used a an Inverter.
- The Voltage Vc is applied to the modulation input pin which is a control voltage.
- The capacitor C1 is linearly charged or discharged by a constant current source.
- The charging current can be controlled by controlling the voltage Vc at pin 5 or by varying the resistance R1 which is external to the IC.
- The charging and discharging levels are determined by the Schmitt trigger
- The output voltage of Schmitt trigger is designed to swing between +V and 0.5V
- For Ra= Rb, the voltage at non-inverting terminal swings between 0.5(+V) to 0.25(+V).
- Thus the triangular wave is generated due to alternate charging and discharging of the capacitor C1 in linear manner.
- When C1 voltage increases beyond 0.5(+V), the ST output goes low, and the capacitor starts discharging.
- When the voltage becomes less than 0.25(+V), the output of the ST goes high.
- Due to similar current sources used for charging and discharging, the time taken by C1 to charge and discharge is same. This produces exact triangular wave.
- The output of the ST is step response, which is a square wave output.



Connection of 566 VCO unit.

PLL Block Diagram:



It consists of

- Phase detector
- Low pass filter
- Error amplifier
- Voltage Controlled Oscillator (VCO)

The phase detector compares the input frequency f_i with the feedback frequency f_o and generates an output signal which is a function of the difference between the phases of the two input signals. The output signal of the phase detector is a dc voltage. The output of phase detector is applied to low-pass filter to remove high frequency noise from the dc voltage. The output of low pass filter without high frequency noise is often referred to as error voltage or control voltage for VCO.

When control voltage is zero, VCO is in free running mode and its output frequency is called as centre frequency f_o . The non-zero control voltage results in a shift in the VCO frequency from its free-running frequency, f_o to a frequency f_o given by

$$f = f_0 + K_V V_C$$

where K_V is the voltage to frequency transfer coefficient of the VCO. The error or control voltage applied as an input to the VCO, forces the VCO to change its output frequency in the direction that reduces the difference between the input frequency and the output frequency of VCO.

This action, commonly known as capturing, continues till the output frequency of VCO is same as the input signal frequency. Once the two frequencies are same, the circuit is said to be locked. In locked condition, phase detector generates a constant dc level which is required to shift the output frequency of VCO from centre frequency to the input frequency. Once locked, PLL tracks the frequency changes of the input signal. Thus, a Phase Locked Loop Working goes through three states. : **free running**, **capture** and **phase lock**.


Lock Range:

When PLL is in lock, it can track frequency changes in the incoming signal. The range of frequencies over which the PLL can maintain lock with the incoming signal is called the **lock range** or **tracking range** of the PLL. It is usually expressed as a percentage of f_o, the VCO frequency.

Capture Range:

The range of frequencies over which the PLL can acquire lock with an input signal is called the capture range. It is also expressed as a percentage of f_o.

Frequency Multiplier using PLL 565:



Here , a divide by N network is inserted between the VCO output (pin 4) and the phase comparator input (pin 5). Since the output of the divider is locked to the input frequency f_i , the VCO is actually running at a multiple of the input frequency. Therefore, in the locked state, the VCO output frequency f_o is given by,

$$f_0 = Nf_i$$

By selecting proper divider by N network, we can obtain desired multiplication.

IC Voltage Regulators

- Voltage regulator: is a circuit that supplies constant voltage regardless of changes in the load current.
- · Advantages of IC voltage regulator:

inexpensive, versatile, provides current /voltage boosting, internal short circuit current limiting, thermal shutdown, floating operation for high voltage applications.

Classification of IC voltage regulators:

- There are basically two kinds of IC voltage regulators:
 - Multi-pin type, e.g. LM723C
 - 3-pin type, e.g. 78/79XX
- Multi-pin regulators are less popular but they provide the greatest flexibility and produce the highest quality voltage regulation
- · 3-pin types make regulator circuit design simple

• Types of IC voltage regulators:

- <u>Fixed output voltage regulators:</u> positive fixed output regulator(78XX series) and negative fixed output regulator(79XX series)
- Adjustable output voltage regulators: positive (LM317) and negative(LM337)
- · Switching regulators: motorola 's MC1723
- NOTE: MC1723 is a general purpose regulator; it can be used in many
 ways as a fixed positive or negative output voltage regulator, variable
 output voltage regulator or as a switching regulator. Due to its flexibility
 it has become as a standard type in the electronics industry.


Need for regulation

- Without stable potentials, circuit performance degrades and if the variations are large enough the components may get destroyed.
- · In order to avoid this regulation is used


Voltage Regulation

- Two basic categories of voltage regulation are:
 - ☐ line regulation
 - load regulation
- The purpose of line regulation is to maintain a nearly constant output voltage when the input voltage varies.
- The purpose of load regulation is to maintain a nearly constant output voltage when the load varies

Op-Amp Series Regulator



Example



Op-Amp Series Regulator

- The resistor R₁ and R₂ sense a change in the output voltage and provide a feedback voltage.
- The error detector compares the feedback voltage with a Zener diode reference voltage.
- The resulting difference voltage causes the transistor Q₁ controls the conduction to compensate the variation of the output voltage.
- The output voltage will be maintained at a constant value of:

 $V_o = \left(1 + \frac{R_1}{R_2}\right) V_Z$

Fixed voltage regulator

A **fixed voltage regulator** produces a fixed DC output voltage, which is either positive or negative. In other words, some fixed voltage regulators produce positive fixed DC voltage values, while others produce negative fixed DC voltage values.

78xx voltage regulator ICs produce positive fixed DC voltage values, whereas, 79xx voltage regulator ICs produce negative fixed DC voltage values.

The following points are to be noted while working with **78xx** and **79xx** voltage regulator ICs –

- "xx" corresponds to a two-digit number and represents the amount (magnitude) of voltage that voltage regulator IC produces.
- Both 78xx and 79xx voltage regulator ICs have 3 pins each and the third pin is used for collecting the output from them.


The function of a **voltage regulator** is to maintain a constant DC voltage at the output irrespective of voltage fluctuations at the input and (or) variations in the load current. In other words, voltage regulator produces a regulated DC output voltage.

Voltage regulators are also available in Integrated Circuits (IC) forms. These are called as **voltage regulator ICs**.


Types of Voltage Regulators

There are **two types** of voltage regulators –

- Fixed voltage regulator
- Adjustable voltage regulator




- The 78XX voltage regulators
- Fig shows the connection diagram of 78XX series
- Proper operation requires a common ground between the input and output voltages.
- The difference between the input and output voltages(V_{in}- V_{out}) called dropout voltage must be 2V even during low point in the input ripple voltage.
- Capacitor C_i, is required if the regulator is located an appreciable distance from a power supply filter. Even though C_o is not required, it may be used to improve the transient response of the regulator.



Type number	Output voltage	
7805	+5.0 V	
7806	+6.0 V	
7808	+8.0 V	
7809	+9.0 V	
7812	+12.0 V	
7815	+15.0 V	
7818	+18.0 V	
7824	+24.0 V	

(b) The 78XX series






Heatsink surface (shown as terminal 4 in case outline drawing) is connected to Pin 2.

(c) Typical packages

78XX series three-terminal fixed positive voltage regulators

Fixed Negative Linear Voltage Regulators



Type number	Output voltage
7905	-5.0 V
7905.2	-5.2 V
7906	-6.0 V
7908	-8.0 V
7912	-12.0 V
7915	-15.0 V
7918	-18.0 V
7924	-24.0 V

(b) The 79XX series

Adjustable voltage regulator

An adjustable voltage regulator produces a DC output voltage, which can be adjusted to any other value of certain voltage range. Hence, adjustable voltage regulator is also called as a **variable voltage regulator**.


The DC output voltage value of an adjustable voltage regulator can be either positive or negative.

LM317 voltage regulator IC


LM317 voltage regulator IC can be used for producing a desired positive fixed DC voltage value of the available voltage range.

LM317 voltage regulator IC has 3 pins. The first pin is used for adjusting the output voltage, second pin is used for collecting the output and third pin is used for connecting the input.

The adjustable pin (terminal) is provided with a variable resistor which lets the output to vary between a wide range.




The LM317T is an adjustable 3-terminal positive voltage regulator capable of supplying different DC voltage outputs other than the fixed voltage power supply of +5 or +12 volts, or as a variable output voltage from a few volts up to some maximum value all with currents of about 1.5 amperes.




The above figure shows an unregulated power supply driving a LM 317 voltage regulator IC, which is commonly used. This IC can supply a load current of 1.5A over an adjustable output range of 1.25 V to 37 V.


Adjustable Positive Linear Voltage Regulators

- The LM317 is a common example of 3 terminal positive regulators having variable output capacity.
- The basic arrangement is can be seen in the below figure.




- The capacitor are used for decoupling and has not any effect on the dc operation.
- Note that there is an input-output and variable terminal.
- The exterior fixed-resistance and outer variable resistance offer the output voltage variance or adjustment.
- The value of VOut can be changed from 1.2 volts to thirty-seven volts according to the value of resistance.
- The LM317 can offer large then the 1.5 amperes output current to the output.
- LM317 is functioning like a floating regulator since the adjustment terminal is not linked with the ground but floats the value of voltage about the resistance R2.
- It permits the output voltage to be larger than the fixed voltage regulator.





IC 723 Voltage Regulator Circuit



IC voltage regulators, the 723 Voltage Regulator IC. The functional diagram of the voltage regulator is shown below. It consists of a voltage reference source (Pin 6), an error amplifier with its inverting input on pin 4 and non-inverting input on pin 5, a series pass transistor (pins 10 and 11), and a current limiting transistor on pins 2 and 3. The device can be set to work as both posistive and negaive voltage regulators with an output voltage ranging from 2 V to 37 V, and output current levels upto 150 m A. The maximum supply voltage is 40 V, and the line and load regulations are each specified as 0.01%.




Fig. 6.8 (a) A low voltage regulator using 723 IC

- R₁ & R₂ from a potential divider between V_{ref} & Gnd.
- The Voltage across R_2 is connected to the Non inverting terminal of the regulator I_C $V_{non-inv} = R_2/(R_1+R_2)$ Vref
- Gain of the internal error amplifier is large

$$V_{\text{non-inv}} = V_{\text{in}}$$

Therefore the Vo is connected to the Inverting terminal through R₃ & R_{SC} must also be equal to V_{non-inv}

$$V_o = V_{non-inv} = R_2/(R_1 + R_2) V_{ref}$$

 R_1 & R_2 can be in the range of 1 $K\Omega$ to $10K\Omega$ & value of R3 is given by


$$R_3 = R_1 ll R_2 = R_1 R_2 / (R_1 + R_2)$$

Rsc (current sensing resistor) is connected between Cs & CL. The voltage drop across Rsc is proportional to the IL.

- This resistor supplies the output voltage in the range of 2 to 7 volts, but the load current can be higher than 150mA.
- The current sourcing capacity is increased by including a transistor Q in the circuit.
- The output voltage, Vo = $R_2/(R_1+R_2) V_{ref}$

IC723 as a HIGH voltage HIGH Current:

• An external transistor Q is added in the circuit for high voltage low current regulator to improve its current sourcing capacity.



- For this circuit the output voltage varies between 7 & 37V.
- Transistor Q increase the current sourcing capacity thus IL (MAX) is greater than 150mA.
- The output voltage Vo is given by,

$$V_0 = V_0 = [1 + R_1/R_2] V_{in}$$

Rsc =0.6/Ilimit




Fig. 6.8 (c) Basic high voltage 723 regulator

- For this circuit the output voltage varies between 7 & 37V.
- Transistor Q increase the current sourcing capacity thus IL (MAX) is greater than 150mA.
- The output voltage Vo is given by,

$$V_0 = V_0 = [1 + R_1/R_2] V_{in}$$

Rsc = 0.6/Ilimit


The important features of IC 723 regulators are

- o It has small in size and lower in cost.
- o It operates in positive or negative supply operation.
- It has choice of supply voltage.
- Wide variety of applications such as series, shunt, switching and floating regulators.
- o Relative simplicity with power supply can be designed.
- · Low standby current gain.
- Very low temperature drift and high ripple rejection.
- Built in fold back current limiting.
- o Input voltage is maximum 40 V.
- o Output voltage adjustable from 2 V to 37 V.
- Output current upto 150 mA without external pass transistor.
- Load and line regulations of 0.03%.

WODULE-AI

Analog to Digital Converter's. [A/D Converters]

An A/D Converter does the inverse function of a D/A converter. It converts an analog signal into its equivalent N-bit binary coded digital output signal.



For N bit ADC, there are 2" binary output combinations. The AID Conversion process divides the analog input VM into 2" intervals.


Eg: If the input sanalog voltage range is to 5V, then VFS = 5V, where VFS is the full-scale analog voltage.

Ig: 3-bit ADC.

Truth table for 3-bit ADC (VFS=VR)

Analog Input Voltage	Digetal O/p
0 & Vin & VR/8	000
VR/8 & Vm & 2 VR/8	001
2 VR/8 < V/n < 3 VR/8	010
3VR/8 5 Vm 5 4VR/8	011
4/R/8 < Vin < 5/R/8	100
5VR/8 < Vin < 6VR/8	101
6 VR/8 _ Vm < 7 VR/8	1 1 0
7VR/8 & Vin & VR	1. 1. 1

2^N tizatio? quantizatio? levels



For a 8 bit ADC, VES= IV

Ken Stepsize = VR. = VFB = 1V = 3.9mV


39mV is the finest minimum change in the signal which is accepted for conversion.

For a 16 bit ADC, VFS=1V

Step size =
$$\frac{V_R}{2^N} = \frac{VF3}{2^N} = \frac{IV}{2^{16}} = \frac{15 \cdot 26 \, pV}{2^{16}}$$

Output binary should change to adjacent code for a minimum change of 15.26pV.

So As the number of bits increases, the step size reduces, so the ADC should be highly precise and accurate to detect these changes in the range of microvolts.



General block diagram of a A/D
Converter.

1. Resolution

The resolution refers to the finest which is minimum change in the signal which is decided accepted for conversion and it is decided with respect to the number of bits.

Resolution = 1 , N 13 the number of digital output world bits.

The vatio of full-scale input voltage vange VFS to the 2N gives the minimum change of of input voltage that can cause a change of 1188 at the output

OVen for 1288 = VFS = VR (Step size) ZN ZN

The maximum full-scale input voltage which will cause the output to be all logic which will cause than the full-scale voltage.

18 18 11.313 less than the full-scale voltage.

Vange

ViF8 = VF3 - 1288

Virs = maximum input voltage Which can cause all is at the output.

2. Quantization Error,

When the digital numbers are converted back to analog voltage by a D/A converter.

The output Will be a Staircase Wave $f_{0.7m}$ eg: The oligital output is OII, for input Voltage Yange $\frac{3VR}{8} \leq V_{1n} \leq \frac{4VR}{8}$

When OII, is applied to DAC, 3VR is obtained as output. Therefore, there is an uncertainty about the exact value of Vi, When the bulput is OII. This error is called quantization error. Its value is \(\frac{1}{2} \) L3B.

3. Conversion line

The time required for an Alp Converter to convert an analog input Value into its equivalent digital Value.

4. Analog Error

Analog error in an Alp conventer is mainly due to variations in the dc switching mainly due to the variations in point of the comparator. The variations in switching are mainly due to offset, gain f switching are mainly due to offset gain f linearity error of op-omp used in comparator. Incomparator and source of analog error are Another source of analog error are gusistors used in the circuit.

5. Linearity Error

It is defined as a measure of the Variation in voltage step sixe. This indicates

He difference between the transitions for a minimum step of input voltage 3 range.

6. Differenteal non-dinearity (DNA)

The analog input levels that trigger any two successive output codes should differ by 12813 for Alp converter. Any deviation from 1288 Value is defined as DNL error.

7. Integral non-linearity (INI)

The maximum deviation of the code.


Centre line from the straight line

passing through the end points of the


passing characteristics is called Integral

Ideal characteristics is called Integral

Non-linearity error (INL).



DNL = 1.5L3B - 1L3B = 0.5L8B



D Type-1

@ Programmed A/D Conventers.

In programmed ADC, the conversion is made in a fixed number of steps, with equal time intervals

eg:- successive approximation

B Non-programmed A/D Converter

If may require a sequence of steps initially and the time interval of the sequence of steps depends only on the Yesponse time of the conversion circuitry.

eg:- Integrating type ADC

2) Type-II

@ Closed - loop or Feedback type A/D.

In closed loop, the analog Voltage.

generated internally as a function of oligital
input is fed back to one input of the
comparator. This Voltage is compared with
the analog voltage under conversion. When
the input Voltage and feedback voltages are
equal, the conversion is said to be complete.

All D/A convertex based A/D converters belong to this category.

(B) Open-loop type A/D Converters.

In open-loop comparator's, a direct comparison is made between the analog input voltage and a set of reference analog voltages.

eg:- Flash type A/D Converters.

<u>S</u>

3) Type-III

@ Direct-type AlD Converters.


Direct-type compare a given analog signal with an internally generated equivalent analog signal.

eg:-Flash-type, Counter-type, Successive Approximation type.

(b) Integrating type A/D Converter

If uses either a reference voltage or integrales the signal during the conversion process. Suitable only for low frequency signals

eg:- Single Slope ADC Dual Slope ADC A 3-bit ADC can be constructed using seven (23-1) comparators.



23 Resistors & 23-1 Comparators for a 3-bit ADD ADD AN general for an N-bit DAC, 2N Resistors & 2N-1 Comparators are

Since priority encoder is used, Lighest priority is for C7 and the priority order is C7, C6, C5, C4, C3, C2, C1, C0

Truth table

Analog Input Voltage (Vin)	C,	C2 C3 C4 C5 C6 C7 b2 b, b0
O & Vin & VR/8	0	0 0 0 0 0 0 0 0
VR/8 & Vin & 2VR/8	1	0 0 0 0 0 0 0 0 1
2 VR/8 < V/n < 3 VR/8	i	10000000
3/2/8 <u> </u>		1100000
4/2/8 < Vin < 5/2/8		111000100
5VR/8 & Vin 6 6VR/8	1	111100101
6 VR/8 5 Vin 57 VR/8.		111110110
$7V_R/8 \leq V_I n \leq V_R$	1	1 1 1 1 1 1 1
	- 14	

Thermometer coding

Advantages.


1. Simultaneous - type A/D Converter is the fastest because A/D conversion is performed simultaneously through a set of comparators Hence it is called flash - type A/D converter Hence it is called time is 100 ns.

Typical conversion time is 100 ns.

2). The construction is simple and easier to design.

Disadvantages (N bits -> 2N-1 Comparators)

As the number of bit increases, the number of comparators also increases. Hence the circuit will become bulky and consume more power



Working

The n-bit binary counter is initially.

Set to * O by the Reset switch. Therefore.

He digital output is zero and the analog output voltage of DAC is zero'.

When the Reset signal is released, the.

Clock pulses gated through the AND gate

Clock pulses gated through the AND gate

are counted by the binary counter. The DIA

are converted by the binary counter to an

converter converts the digital output to an

converter converts the digital output to an

analog voltage (V1) and supplies it as the

analog voltage (V1) and supplies it as the

inverting input to the comparator. The output

inverting input to the comparator of the and gate to

of the comparator enables the AND gate to

pass the clock.

The counting will continue until the reference Voltage Vy equals and just rises more than Vi. The counting stops at the instance Vy > Ve and at that instant the comparator output becomes Low and His disables the AND gate from passing the clock. The digital output of the counter represents the analog input voltage.

Conversion time.

In Mis Alo Converter, the counter. advances by one count for every clock pulse. and therefore the clock speed decides the conversion time. eg.'- For a 8-bit ADC fc/k = 100KHz

Telk = 100 KHz.

Time to Yeach VFS = 28x Telk = 28 = 2.56 MS

Average Conversion time = 1 Conversion time = 1.28 ms.

Advantages.


(1) The counter type AlD Converter is very simple and needs less hardware compared to the simultaneous-type A/D Converter.

This is suitable for designing applications With high resolution

Disadvantages. Conversion-time is long of proportional to the amplitude of the analog input voltage. Average Conversion time 2 n-1 times the clock period 2N x Telk. V4 1 Counter stops. ~ Counting stops clock. Counter resets Reset End Reset

3. Successive Approximation ADC.

The circuit employs a successive approximation register (SAR) which finds the required value of each successive bit by trial and error method. The output of the SAR is fed to an n-bit D/A Converter. The analog output equivalent of the D/A converter is applied to the non-inverting input of the comparator. While the other input of the comparator is connected with an unknown analog input voltage Vin under conversion.



When the START command is applied, the SAR sets the MSB(bN-I) of the digital signal, while the other bits are made zero.

Egi-for a 8-bit ADC, coole is 10000000,

The output of the SAR is converted into analog equivalent Vy and gets compared with the input signal Vin.

If Vin is greater than the D/A converter of output, then the code 10000000 is less than the correct digital value. The MSB is retained by applying and the next significant bit, is made't clksignal and the testing is repeated.

Now the coole is 11000000.

Its analog equivalent Vy is compared with Vin.

If Vi LVy; then the code 1100 0000 is greater than the exact digital equivalent.

: He comparator resets the second MSB to CON-2) zero, and proceeds to bN-3.

This process is repeated for all the remaining bits in the sequence until all the bit positions are tested. The End of Conversion (Eoc) signal is sent out when all the bits are tested

Here the D/A Converter output Voltage gets successively closer to the analog input voltage.

Conversion - time Clerk Tolk of the time required for It is the sum of the time required for resetting BAR before performing the conversion and (2) the time required for lonversion in the line required for lonversion.

(N+1) Telk N= number of bits.

Conversion time is constant & not depends on the analog input voltage.